TDA4AEN...Q1 datasheet(170/236 Pages) TI

170 / 236 page

6.9.5.17.1 MCSPI — Controller Mode

Table 6-77, Figure 6-64, Table 6-78, and Figure 6-65 present timing requirements and switching characteristics

for SPI – Controller Mode.

Table 6-77. MCSPI Timing Requirements – Controller Mode

see Figure 6-64

NO.

PARAMETER

DESCRIPTION

MIN

MAX

UNIT

SM4

tsu(POCI-SPICLK)

Setup time, SPIn_D[x] valid before SPIn_CLK active edge

2.8

SM5

th(SPICLK-POCI)

Hold time, SPIn_D[x] valid after SPIn_CLK active edge

SPI_CS[i] (OUT)

SPI_SCLK (OUT)

SPI_D[x] (IN)

SPI_CS[i] (OUT)

SPI_SCLK (OUT)

SPI_D[x] (IN)

Bit n-1

Bit n-2

Bit n-3

Bit n-4

Bit 0

Bit n-1

Bit n-2

Bit n-3

Bit 1

Bit 0

PHA=0

EPOL=1

PHA=1

EPOL=1

POL=0

POL=1

POL=0

POL=1

SM8

SM9

SM3

SM1

SM2

SM1

SM8

SM9

SM3

SM1

SM2

SM1

SM2

SM3

SM2

SM3

SM4

SM5

SM4

SM5

SM4

SM5

SPRSP08_TIMING_McSPI_02

Figure 6-64. SPI Controller Mode Receive Timing

TDA4VEN-Q1, TDA4AEN-Q1

SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024

www.ti.com

170

Submit Document Feedback

Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1

TDA4AEN...Q1 数据表(PDF) 170 Page - Texas Instruments

TDA4AEN...Q1 数据表(HTML) 170 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载