数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

405GPR 数据表(PDF) 45 Page - Applied Micro Circuits Corporation

部件名 405GPR
功能描述  Power PC 405GPr Embedded Processor
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMCC [Applied Micro Circuits Corporation]
网页  http://www.amcc.com
标志 AMCC - Applied Micro Circuits Corporation

405GPR 数据表(HTML) 45 Page - Applied Micro Circuits Corporation

Back Button 405GPR Datasheet HTML 41Page - Applied Micro Circuits Corporation 405GPR Datasheet HTML 42Page - Applied Micro Circuits Corporation 405GPR Datasheet HTML 43Page - Applied Micro Circuits Corporation 405GPR Datasheet HTML 44Page - Applied Micro Circuits Corporation 405GPR Datasheet HTML 45Page - Applied Micro Circuits Corporation 405GPR Datasheet HTML 46Page - Applied Micro Circuits Corporation 405GPR Datasheet HTML 47Page - Applied Micro Circuits Corporation 405GPR Datasheet HTML 48Page - Applied Micro Circuits Corporation 405GPR Datasheet HTML 49Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 57 page
background image
405GPr – Power PC 405GPr Embedded Processor
AMCC
45
Revision 2.04 – September 7, 2007
Data Sheet
Peripheral Interface Clock Timings
Parameter
Min
Max
Units
PCIClk input frequency (asynchronous mode)
Note 1
66.66
MHz
PCIClk period (asynchronous mode)
15
Note 1
ns
PCI Clock frequency (synchronous mode)
25
33.33
MHz
PCI Clock period (synchronous mode - Note 2)
30
40
ns
PCIClk input high time
40% of nominal period
60% of nominal period
ns
PCIClk input low time
40% of nominal period
60% of nominal period
ns
EMCMDClk output frequency
–
2.5
MHz
EMCMDClk period
400
–
ns
EMCMDClk output high time
160
–
ns
EMCMDClk output low time
160
–
ns
PHYTxClk input frequency
2.5
25
MHz
PHYTxClk period
40
400
ns
PHYTxClk input high time
35% of nominal period
–
ns
PHYTxClk input low time
35% of nominal period
–
ns
PHYRxClk input frequency
2.5
25
MHz
PHYRxClk period
40
400
ns
PHYRxClk input high time
35% of nominal period
–
ns
PHYRxClk input low time
35% of nominal period
–
ns
PerClk output frequency
–
66.66
MHz
PerClk period
15
–
ns
PerClk output high time
45% of nominal period
55% of nominal period
ns
PerClk output low time
45% of nominal period
55% of nominal period
ns
PerClk clock edge stability (phase jitter, cycle to cycle)
± 0.3
ns
UARTSerClk input frequency (Note 3)
–
1000/(2TOPB+2ns)
MHz
UARTSerClk period
2TOPB+2
–ns
UARTSerClk input high time
TOPB+1
–ns
UARTSerClk input low time
TOPB+1
–ns
TmrClk input frequency
–
66.66
MHz
TmrClk period
15
–
ns
TmrClk input high time
40% of nominal period
60% of nominal period
ns
TmrClk input low time
40% of nominal period
60% of nominal period
ns
Note:
1. In asynchronous PCI mode the minimum PCIClk frequency is 1/8 the PLB Clock. Refer to the PowerPC 405GPr Embedded Processor
User’s Manual for more information.
2. In synchronous PCI mode the PCI clock is derived from SysClk and the PCIClk input pin is unused.
3. TOPB is the period in ns of the OPB clock. The maximum OPB clock frequency is 66.66MHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com