7

 2006 Semtech Corp.

www.semtech.com

SC4601

POWER MANAGEMENT

Block Diagram

Applications Information

Enable

Pulling and holding the SYNC/SLEEP pin below 0.8V ini-

tializes the SLEEP mode of the SC4601with its typical

SLEEP mode supply current of 10uA. During the SLEEP

mode, the high side and low side MOSFETs are turned

off and the internal soft start voltage is held low.

Oscillator

The oscillator uses an external resistor to set the oscilla-

tion frequency when the SYNC/SLEEP pin is pulled and

held above 2V. The ramp waveform is a triangle at the

PWM frequency with a peak voltage of 1.85V and a val-

ley voltage of 0.35V. A 100% maximum duty cycle allows

the SC4601 to operate as a low dropout regulator in the

event of a low battery condition. The resistor tolerance

adds to the accuracy of the oscillator frequency. The ex-

ternal resistor connected to the FS pin, as shown below

determines the approximate operating frequency:

T

7

S

R

10

66

.

1

f

•

=

An external clock connected to the SYNC/SLEEP acti-

vates its synchronous mode and the frequency of the

clock can be up to 700kHz with V

UVLO

When the SYNC/SLEEP pin is pulled and held above 2V,

the voltage on the Vcc pin determines the operation of

the SC4601. As Vcc increases during start up, the UVLO

block senses Vcc and keeps the high side and low side

MOSFETs off and the internal soft start voltage low until

Vcc reaches 2.75V. If no faults are present, the SC4601

will initiate a soft start when Vcc exceeds 2.75V. A hys-

teresis (65mV) in the UVLO comparator provides noise

immunity during its start up.