数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SC4624SETRT 数据表(PDF) 12 Page - Semtech Corporation

部件名 SC4624SETRT
功能描述  Low Input Voltage, High Efficiency, 4A Integrated FET Synchronous Step down DC/DC Regulator
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SEMTECH [Semtech Corporation]
网页  http://www.semtech.com
标志 SEMTECH - Semtech Corporation

SC4624SETRT 数据表(HTML) 12 Page - Semtech Corporation

Back Button SC4624SETRT Datasheet HTML 8Page - Semtech Corporation SC4624SETRT Datasheet HTML 9Page - Semtech Corporation SC4624SETRT Datasheet HTML 10Page - Semtech Corporation SC4624SETRT Datasheet HTML 11Page - Semtech Corporation SC4624SETRT Datasheet HTML 12Page - Semtech Corporation SC4624SETRT Datasheet HTML 13Page - Semtech Corporation SC4624SETRT Datasheet HTML 14Page - Semtech Corporation SC4624SETRT Datasheet HTML 15Page - Semtech Corporation SC4624SETRT Datasheet HTML 16Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 20 page
background image
12
 2007 Semtech Corp.
www.semtech.com
POWER MANAGEMENT
SC4624
Operation
Application Information (Cont.)
Application Information (Cont.)
5
15
25
35
45
55
65
75
85
95
105
115
125
135
145
200
400
600
800
1000
1200
1400
1600
1800
2000
5VIN
2.5VIN
The operation frequency can be programmed up to 2MHz,
but there is a minimum on-time limitation which is around
110ns. Users should take care of minimum limitation
on the operating duty cycle under high frequency
application.
Synchronization Frequency
Synchronization operation mode is invoked by using an
external clock signal and is activated when the SYNC/EN
is pulled and held above 2V and held below 0.8V. The
range of synchronization frequency is from 200kHz to
2MHz.
A jitter happens when sync pulse clock edge is less than
120ns before the phase switches. It is caused by the
ground bounce of synchronization pulse coupled to PWM
comparator. Users try to avoid this application. (refer to
Figure 9).
Power Good Indicator
The PGOOD pin is an open-drain and incorporated window
comparators output. It’s is necessary that a pull-up
resistor from the PGOOD pin to the input supply for setting
the logic high level of the PGOOD signal. When FB voltage
is within +10% setting output voltages typical, the output
of power good comparator becomes high impedance after
delay time. The PGOOD signal delay time is around 1024/
F
OSC. In shutdown mode the power good output is actively
pulled low.
For example, 1MHz switching frequency applications, the
PGOOD delay time is around 1ms.
Thermal Shutdown
When the junction temperature rises up around 160°C,
the internal soft start voltage is held low, the internal high
side and low side MOSFETs are turned off and the output
voltage will fall to zero. Once the junction temperature
goes below hysteresis temperature around 10°C, the
regulator will restart. (refer to Figure 8).
Linear Mode Operation (100% duty)
The SC4624 can allows 100% duty cycle operation. The
Vout is,
where
R
L : Output inductor DC resistance.
R
DSH : Internal high side P-MOSFET resistance.
(refer to Figure11).
As Vin drops gradually and close to Vout, the buck regulator
will go into 100% duty cycle ratio. A matter needing
attention is internal high side PMOS has minimum off time
limitation and is related to duty cycle rate. This condition
makes the working duty cycle perform at randon with the
output ripple increasing and a poor transient response.
Above phenomenon can be improved by larger output
capacitor and smaller output inductor. Users need to
verify whether above application condition has opposite
influence on entire circuit.
Over Current Protection
A over current setting is programmed by an external
resistor (R
ISET). It goes through internal sense resistor and
generates a voltage.
where
I : The current is generated by R
ISET , and it is amplified
by internal current amplifier.
R
ONSENSE : Internal sense resistor.
Output inductor current goes through internal high side
P-MOSFET and generate a voltage.
where
I
L : Output inductor current.
R
DSH(ON) : High side P-MOSFET conduction resistance.
Switching Frequency Setting
F
OSC (kHz)
Figure 15. Switching Frequency vs. R
FS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com