| 数据搜索系统,热门电子元器件搜索 |
|
P912XDP512F0MFVR 数据表(PDF) 355 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
P912XDP512F0MFVR 数据表(HTML) 355 Page - Freescale Semiconductor, Inc |
|
355 / 1350 page ![]() Chapter 7 Enhanced Capture Timer (S12ECT16B8CV2) MC9S12XDP512 Data Sheet, Rev. 2.17 Freescale Semiconductor 355 Figure 7-69. 8-Bit Pulse Accumulators Block Diagram P0 Load Holding Register and Reset Pulse Accumulator 0 0 EDG3 EDG2 EDG1 EDG0 Edge Detector Delay Counter Interrupt Interrupt P1 Edge Detector Delay Counter P2 Edge Detector Delay Counter P3 Edge Detector Delay Counter PA0H Holding 0 8-Bit PAC1 (PACN1) 0 8-Bit PAC2 (PACN2) PA2H Holding 0 8-Bit PAC3 (PACN3) PA3H Holding 8-Bit PAC0 (PACN0) 8, 12,16, ..., 1024 8, 12,16, ..., 1024 8, 12,16, ..., 1024 8, 12,16, ..., 1024 Register PA1H Holding Register Register Register |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |