P912XDP512F0MFVR datasheet(440/1350 Pages) FREESCALE

440 / 1350 page

Chapter 10 Freescale’s Scalable Controller Area Network (S12MSCANV3)

MC9S12XDP512 Data Sheet, Rev. 2.17

440

Freescale Semiconductor

Read: Only when in sleep mode (SLPRQ = 1 and SLPAK = 1) or initialization mode (INITRQ = 1 and

INITAK = 1)

Write: Unimplemented

NOTE

Reading this register when in any other mode other than sleep or

initialization mode may return an incorrect value. For MCUs with dual

CPUs, this may result in a CPU fault condition.

Writing to this register when in special modes can alter the MSCAN

functionality.

10.3.2.16 MSCAN Transmit Error Counter (CANTXERR)

This register reﬂects the status of the MSCAN transmit error counter.

Read: Only when in sleep mode (SLPRQ = 1 and SLPAK = 1) or initialization mode (INITRQ = 1 and

INITAK = 1)

Write: Unimplemented

NOTE

Reading this register when in any other mode other than sleep or

initialization mode, may return an incorrect value. For MCUs with dual

CPUs, this may result in a CPU fault condition.

Writing to this register when in special modes can alter the MSCAN

functionality.

76543210

RXERR7

RXERR6

RXERR5

RXERR4

RXERR3

RXERR2

RXERR1

RXERR0

Reset:

00000000

= Unimplemented

Figure 10-18. MSCAN Receive Error Counter (CANRXERR)

76543210

TXERR7

TXERR6

TXERR5

TXERR4

TXERR3

TXERR2

TXERR1

TXERR0

Reset:

00000000

= Unimplemented

Figure 10-19. MSCAN Transmit Error Counter (CANTXERR)

P912XDP512F0MFVR 数据表(PDF) 440 Page - Freescale Semiconductor, Inc

P912XDP512F0MFVR 数据表(HTML) 440 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载