P912XDP512F0MFVR datasheet(628/1350 Pages) FREESCALE

628 / 1350 page

Chapter 17 Memory Mapping Control (S12XMMCV2)

MC9S12XDP512 Data Sheet, Rev. 2.17

628

Freescale Semiconductor

The ﬁxed 16K page from $4000–$7FFF (when ROMHM = 0) is the page number $FD.

The reset value of $FE ensures that there is linear Flash space available between addresses $4000 and

$FFFF out of reset.

The ﬁxed 16K page from $C000-$FFFF is the page number $FF.

17.3.2.9

RAM Write Protection Control Register (RAMWPC)

Read: Anytime

Write: Anytime

Table 17-13. PPAGE Field Descriptions

Field

Description

7–0

PIX[7:0]

Program Page Index Bits 7–0 — These page index bits are used to select which of the 256 FLASH or ROM

array pages is to be accessed in the Program Page Window.

Address: 0x011C

76543210

RWPE

00000

AVIE

AVIF

Reset

00000000

= Unimplemented or Reserved

Figure 17-17. RAM Write Protection Control Register (RAMWPC)

Table 17-14. RAMWPC Field Descriptions

Field

Description

RWPE

RAM Write Protection Enable — This bit enables the RAM write protection mechanism. When the RWPE bit

is cleared, there is no write protection and any memory location is writable by the CPU module and the XGATE

module. When the RWPE bit is set the write protection mechanism is enabled and write access of the CPU or

to the XGATE RAM region. Write access performed by the XGATE module to outside of the XGATE RAM region

or the shared region is suppressed as well in this case.

0 RAM write protection check is disabled, region boundary registers can be written.

1 RAM write protection check is enabled, region boundary registers cannot be written.

AVIE

CPU Access Violation Interrupt Enable — This bit enables the Access Violation Interrupt. If AVIE is set and

AVIF is set, an interrupt is generated.

0 CPU Access Violation Interrupt Disabled.

1 CPU Access Violation Interrupt Enabled.

AVIF

CPU Access Violation Interrupt Flag — When set, this bit indicates that the CPU has tried to write a memory

location inside the XGATE RAM region. This ﬂag can be reset by writing’1’ to the AVIF bit location.

0 No access violation by the CPU was detected.

1 Access violation by the CPU was detected.

P912XDP512F0MFVR 数据表(PDF) 628 Page - Freescale Semiconductor, Inc

P912XDP512F0MFVR 数据表(HTML) 628 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载