P912XDP512F0MFVR datasheet(760/1350 Pages) FREESCALE

760 / 1350 page

Chapter 20 S12X Debug (S12XDBGV3) Module

MC9S12XDP512 Data Sheet, Rev. 2.17

760

Freescale Semiconductor

20.3.2.7.2

Debug State Control Register 2 (DBGSCR2)

Read: Anytime

Write: Anytime when S12XDBG not armed.

This register is visible at 0x0027 only with COMRV[1:0] = 01. The state control register 2 selects the

targeted next state whilst in State2. The matches refer to the match channels of the comparator match

control logic as depicted in Figure 20-1 and described in Section 20.3.2.8.1”. Comparators must be

enabled by setting the comparator enable bit in the associated DBGXCTL control register.

The trigger priorities described in Table 20-38 dictate that in the case of simultaneous matches, the match

on the lower channel number (0,1,2,3) has priority. The SC[3:0] encoding ensures that a match leading to

ﬁnal state has priority over all other matches.

Address: 0x0027

76543210

0000

SC3

SC2

SC1

SC0

Reset

00000000

= Unimplemented or Reserved

Figure 20-10. Debug State Control Register 2 (DBGSCR2)

Table 20-22. DBGSCR2 Field Descriptions

Field

Description

3–0

SC[3:0]

These bits select the targeted next state whilst in State2, based upon the match event.

Table 20-23. State2 —Sequencer Next State Selection

SC[3:0]

Description

0000

Any match triggers to state1

0001

Any match triggers to state3

0010

Any match triggers to Final State

0011

Match3 triggers to State1....... Other matches have no effect

0100

Match3 triggers to State3....... Other matches have no effect

0101

Match3 triggers to Final State....... Other matches have no effect

0110

Match0 triggers to State1....... Match1 triggers to State3....... Other matches have no effect

0111

Match1 triggers to State3....... Match0 triggers Final State....... Other matches have no effect

1000

Match0 triggers to State1....... Match2 triggers to State3....... Other matches have no effect

1001

Match2 triggers to State3....... Match0 triggers Final State....... Other matches have no effect

1010

Match1 triggers to State1....... Match3 triggers to State3....... Other matches have no effect

1011

Match3 triggers to State3....... Match1 triggers Final State....... Other matches have no effect

1100

Match2 triggers to State1..... Match3 trigger to Final State

1101

Match2 has no affect, all other matches (M0,M1,M3) trigger to Final State

1110

Reserved

1111

Reserved

P912XDP512F0MFVR 数据表(PDF) 760 Page - Freescale Semiconductor, Inc

P912XDP512F0MFVR 数据表(HTML) 760 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载