STMPE2401 datasheet(15/55 Pages) STMICROELECTRONICS

15 / 55 page

STMPE2401

I2C Interface

15/55

6.4

Data input

The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA

signal must be stable during the rising edge of SCLK and the SDATA signal must change

only when SCLK is driven low.

6.5

Slave device address

The slave device address is a 7 address, where the least significant 2-bit are programmable.

These 2-bit values will be loaded in once upon reset and after that these 2 pins no longer be

needed with the exception during General Call. Up to 4 STMPE2401 devices can be

connected on a single I2C bus.

6.6

Memory addressing

For the bus master to communicate to the slave device, the bus master must initiate a Start

condition and followed by the slave device address. Accompanying the slave device

address, there is a Read/Write bit (R/W). The bit is set to 1 for Read and 0 for Write

operation.

If a match occurs on the slave device address, the corresponding device gives an

acknowledgement on the SDA during the 9th bit time. If there is no match, it deselects itself

from the bus by not responding to the transaction.

Table 12. Slave device address

ADDR 1

ADDR 0

Address

0x84

0x86

0x88

0x8A

STMPE2401 数据表(PDF) 15 Page - STMicroelectronics