WM8741 datasheet(13/63 Pages) WOLFSON

13 / 63 page

Product Preview

WM8741

PP Rev 1.3 October 2007

MASTER CLOCK TIMING

Figure 1 Master Clock Timing Requirements

Test Conditions

AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Master Clock Timing Information

MCLK Master clock pulse width high

tMCLKH

MCLK Master clock pulse width low

tMCLKL

MCLK Master clock cycle time

tMCLKY

MCLK Duty cycle

40:60

60:40

Table 1 MCLK Timing Requirements

PCM DIGITAL AUDIO INTERFACE TIMINGS

Figure 2 Digital Audio Data Timing

Test Conditions

AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25

oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Audio Data Input Timing Information

BCLK cycle time

tBCY

BCLK pulse width high

tBCH

BCLK pulse width low

tBCL

LRCLK set-up time to BCLK

rising edge

tLRSU

LRCLK hold time from

BCLK rising edge

tLRH

DIN set-up time to BCLK

rising edge

tDS

DIN hold time from BCLK

rising edge

tDH

Table 2 Digital Audio Interface Timing Requirements

WM8741 数据表(PDF) 13 Page - Wolfson Microelectronics plc

WM8741 数据表(HTML) 13 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

数据表下载

链接网址

WM8741 数据表(PDF) 13 Page - Wolfson Microelectronics plc

WM8741 数据表(HTML) 13 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

数据表 下载

链接网址

数据表下载