| 数据搜索系统,热门电子元器件搜索 |
|
DMAC 数据表(PDF) 1 Page - Digital Core Design |
|
|
|||||||||||||||||||||||||||||
DMAC 数据表(HTML) 1 Page - Digital Core Design |
|
1 / 4 page ![]() All trademarks mentioned in this document are trademarks of their respective owners. http://www.dcd.pl Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved. http://www.DigitalCoreDesign.com Communications systems D DM MA AC C ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● Media Access Controller ver 2.07 OVERVIEW The DMAC is hardware implementation of media access control protocol defined by the IEEE standard. DMAC in cooperation with external PHY device enables network func- tionality in design. It is capable of transmitting and receiving Ethernet frames to and from the network. Half and full duplex modes are supported, as well 10 and 100 Mbit/s speed. The core is able to work with wide range of processors: 8, 16 and 32 bit data bus, with little or big endian byte order format. Design is technology independent and thus can be implemented in variety of process technolo- gies. This core strictly conforms to IEEE 802.3 standard. KEY FEATURES Conforms to IEEE 802.3-2002 specifica- tion 8/16/32-bit CPU slave interface with little or big endianess Simple interface allows easy connection to CPU Narrow address bus with indirect I/O in- terface to the transmit and receive data dual port memories Supports 10BASE-T and 100BASE- TX/FX IEEE 802.3 compliant MII PHYs Media Independent Interface (MII) for connection to external 10/100 Mbps PHY transceivers Supports full and half duplex operation at 10 Mbps or 100 Mbps CRC-32 algorithm calculates the FCS nibble at a time, automatic FCS genera- tion and checking, able to capture frames with CRC errors if required Lite design, small gate count and fast operation Programmable or fixed MAC address Promiscuous mode support Dynamic PHY configuration by MII man- agement interface Receive FIFO able to store many mes- sages at a time Allows operation from a wide range of input bus clock frequencies Fully synthesizable Static synchronous design with positive edge clocking and synchronous reset No internal tri-states Scan test ready APPLI C ATIONS Embedded microprocessor boards Networking devices (Network Interface Cards, routers, switches) |
类似零件编号 - DMAC |
|
类似说明 - DMAC |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |