ST10F273E datasheet(142/179 Pages) STMICROELECTRONICS

142 / 179 page

Electrical characteristics

ST10F273E

142/179

above, it is simple to derive the following relation between the ideal and real sampled

voltage on CS:

From this formula, in the worst case (when VA is maximum, that is for instance 5V),

assuming to accept a maximum error of half a count (~2.44mV), it is immediately evident a

constraints on CF value:

In the next section an example of how to design the external network is provided, assuming

some reasonable values for the internal parameters and making hypothesis on the

characteristics of the analog signal to be sampled.

24.7.4.1 Example of external network sizing

The following hypothesis are formulated in order to proceed in designing the external

network on A/D Converter input pins:

●

Analog Signal Source Bandwidth (f0):

10 kHz

●

Conversion Rate (fC):

25 kHz

●

Sampling Time (TS):

µs

●

Pin Input Capacitance (CP1):

5pF

●

Pin Input Routing Capacitance (CP2):

1pF

●

Sampling Capacitance (CS):

4pF

●

Maximum Input Current Injection (IINJ): 3mA

●

Maximum Analog Source Voltage (VAM):12V

●

Analog Source Impedance (RS):

100

Ω

●

Channel Switch Resistance (RSW):

500

Ω

●

Sampling Switch Resistance (RAD):

200

Ω

-----------

------------------------------------------------------------

2048 C

⋅

ST10F273E 数据表(PDF) 142 Page - STMicroelectronics

ST10F273E 数据表(HTML) 142 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载