数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB3290 数据表(PDF) 10 Page - SMSC Corporation

部件名 USB3290
功能描述  Small Footprint Hi-Speed USB 2.0 Device PHY with UTMI Interface
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

USB3290 数据表(HTML) 10 Page - SMSC Corporation

Back Button USB3290 Datasheet HTML 6Page - SMSC Corporation USB3290 Datasheet HTML 7Page - SMSC Corporation USB3290 Datasheet HTML 8Page - SMSC Corporation USB3290 Datasheet HTML 9Page - SMSC Corporation USB3290 Datasheet HTML 10Page - SMSC Corporation USB3290 Datasheet HTML 11Page - SMSC Corporation USB3290 Datasheet HTML 12Page - SMSC Corporation USB3290 Datasheet HTML 13Page - SMSC Corporation USB3290 Datasheet HTML 14Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 46 page
background image
Small Footprint Hi-Speed USB 2.0 Device PHY with UTMI Interface
Datasheet
Revision 1.5 (11-02-07)
10
SMSC USB3290
DATASHEET
Table 4.2 Data Interface Signals
NAME
DIRECTION
ACTIVE
LEVEL
DESCRIPTION
DATA[7:0]
(D7)
.
.
.
(D0)
Bidirectional
High
Data bus. 8-bit Bidirectional mode.
TXVALID
DATA[7:0]
0
output
1
input
TXVALID
(TXV)
Input
High
Transmit Valid.
Indicates that the DATA bus is valid for transmit. The
assertion of TXVALID initiates the transmission of SYNC on the USB
bus. The negation of TXVALID initiates EOP on the USB.
Control inputs (OPMODE[1:0], TERMSELECT,XCVRSELECT) must
not be changed on the de-assertion or assertion of TXVALID. The
PHY must be in a quiescent state when these inputs are changed.
TXREADY
(TXR)
Output
High
Transmit Data Ready.
If TXVALID is asserted, the SIE must always
have data available for clocking into the TX Holding Register on the
rising edge of CLKOUT. TXREADY is an acknowledgement to the
SIE that the transceiver has clocked the data from the bus and is
ready for the next transfer on the bus. If TXVALID is negated,
TXREADY can be ignored by the SIE.
RXVALID
(RXV)
Output
High
Receive Data Valid.
Indicates that the DATA bus has received valid
data. The Receive Data Holding Register is full and ready to be
unloaded. The SIE is expected to latch the DATA bus on the rising
edge of CLKOUT.
RXACTIVE
(RXA)
Output
High
Receive Active.
Indicates that the receive state machine has
detected Start of Packet and is active.
RXERROR
(RXE)
Output
High
Receive Error
.
0: Indicates no error.
1: Indicates a receive error has been detected.
This output is clocked with the same timing as the receive DATA lines
and can occur at anytime during a transfer.
Table 4.3 USB I/O Signals
NAME
DIRECTION
ACTIVE
LEVEL
DESCRIPTION
DP
I/O
N/A
USB Positive Data Pin.
DM
I/O
N/A
USB Negative Data Pin.
Table 4.4 Biasing and Clock Oscillator Signals
NAME
DIRECTION
ACTIVE
LEVEL
DESCRIPTION
RBIAS
(RB)
Input
N/A
External 1% bias resistor.
Requires a 12k
Ω resistor to ground.
Used for setting HS transmit current level and on-chip
termination impedance.
XI/XO
Input
N/A
External crystal.
24MHz crystal connected from XI to XO.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com