AS5510 datasheet(16/31 Pages) AMSOSRAM

16 / 31 page

ams Datasheet

Page 15

[v1-07] 2015-Feb-27

Document Feedback

AS5510 − Detailed Description

Data transfer from a Slave Transmitter to a Master

Receiver.

The master transmits the first byte (the slave address). The slave

then returns an acknowledge bit, followed by the slave

transmitting a number of data bytes. The master returns an

acknowledge bit after all received bytes other than the last byte.

At the end of the last received byte, a “not acknowledge” is

returned. The master device generates all of the serial clock

pulses and the START and STOP conditions. A transfer is ended

with a STOP condition or with a repeated START condition. Since

a repeated START condition is also the beginning of the next

serial transfer, the bus is not released. Data is transferred with

the most significant bit (MSB) first.

The AS5510 can operate in the following two modes:

Slave Receiver Mode (Write Mode)

Serial data and clock are received through SDA and SCL. Each

byte is followed by an acknowledge bit (or by a not

acknowledge depending on the address-pointer pointing to a

valid position). START and STOP conditions are recognized as

the beginning and end of a serial transfer. Address recognition

is performed by hardware after reception of the slave address

and direction bit (see Figure 16). The slave address byte is the

first byte received after the START condition. The slave address

byte contains the 7-bit AS5510 address. The 7-bit slave address

is followed by the direction bit (R/W), which, for a write, is 0.

After receiving and decoding the slave address byte the device

outputs an acknowledge on the SDA. After the AS5510

acknowledges the slave address + write bit, the master

transmits a register address to the AS5510. This sets the address

pointer on the AS5510. If the address is a valid readable address

the AS5510 answers by sending an acknowledge. If the

address-pointer points to an invalid position a “not

acknowledge” is sent. The master may then transmit zero or

more bytes of data. In case of the address pointer pointing to

an invalid address the received data are not stored. The address

pointer will increment after each byte transferred independent

from the address being valid. If the address-pointer reaches a

valid position again, the AS5510 answers with an acknowledge

and stores the data. The master generates a STOP condition to

terminate the data write.

AS5510 数据表(PDF) 16 Page - ams-OSRAM AG

AS5510 数据表(HTML) 16 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

数据表下载