bq30z554-R1

SLUSBD4 – OCTOBER 2013

www.ti.com

TERMINAL FUNCTIONS

PIN NAME

PIN NUMBER

TYPE

DESCRIPTION

CHG

1

O

Discharge N-FET gate drive

BAT

2

P

Alternate power source

VC1

3

I

Sense input for positive voltage of the top-most cell in the series, and cell balancing input for the

top-most cell in the series

VC2

4

I

Sense input for positive voltage of the third lowest cell in the series, and cell balancing input for

the third lowest cell in the series

VC3

5

I

Sense input for positive voltage of the second lowest cell in the series, and cell balancing input

for the second lowest cell in the series

VC4

6

I

Sense input for positive voltage of the lowest cell in the series, and cell balancing input for the

lowest cell in the series

VSS

7

P

Device ground

TS1

8

AI

Temperature sensor 1 thermistor input

SRP

9

AI

Differential coulomb counter input

TS2

11

AI

Temperature sensor 2 thermistor input

SRN

10

AI

Differential coulomb counter input

PRES

12

I

Host system present input

SMBD

13

I/OD

SBS 1.1 data line

NC

14

—

Not connected, connect to VSS

SMBC

15

I/OD

SBS 1.1 clock line

GPIO

16

I/OD

General Purpose Input-Output

NC

17,18,19,20

—

Not connected

RBI

21

P

RAM backup

REG25

22

P

2.5-V regulator output

VSS

23

P

Device ground

REG33

24

P

3.3-V regulator output

PTC

25

—

Test pin connect to VSS

FUSE

26

O

Fuse drive

VCC

27

P

Power supply voltage

GPOD

28

I/OD

High voltage general purpose I/O

PACK

29

P

Alternate power source

DSG

30

O

Charge N-FET gate drive

4

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

Product Folder Links :bq30z554-R1