数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CC2400-RTR1 数据表(PDF) 22 Page - Texas Instruments

部件名 CC2400-RTR1
功能描述  2.4 GHz Low-Power RF Transceiver
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

CC2400-RTR1 数据表(HTML) 22 Page - Texas Instruments

Back Button CC2400-RTR1 Datasheet HTML 18Page - Texas Instruments CC2400-RTR1 Datasheet HTML 19Page - Texas Instruments CC2400-RTR1 Datasheet HTML 20Page - Texas Instruments CC2400-RTR1 Datasheet HTML 21Page - Texas Instruments CC2400-RTR1 Datasheet HTML 22Page - Texas Instruments CC2400-RTR1 Datasheet HTML 23Page - Texas Instruments CC2400-RTR1 Datasheet HTML 24Page - Texas Instruments CC2400-RTR1 Datasheet HTML 25Page - Texas Instruments CC2400-RTR1 Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 84 page
background image
CC2400
SWRS042A
Page 22 of 83
0
A6
A5
A4
A3
A2
A0
A1
D
W15 DW14 DW13
D
W12
D
W11 DW10
D
W9
D
W8
D
W7
D
W6
D
W5
D
W4
D
W3
D
W2
D
W1
D
W0
S7
S6
S5
S4
S3
S2
S0
S1
1
A6
A5
A4
A3
A2
A0
A1
D
R15
D
R14
D
R13
D
R12
D
R11
D
R10
D
R9
D
R8
D
R7
D
R6
D
R5
D
R4
D
R3
D
R2
D
R1
D
R0
S7
S6
S5
S4
S3
S2
S0
S1
Read from register:
Write to register:
X
X
X
X
X
t
sp
t
ch
t
sd
t
ns
D
R15
t
hd
SCLK:
CSn:
SI
SO
SI
SO
t
ps
t
cl
Figure 6. SPI timing diagram
ADDR
CSn:
Command strobe:
Read or write a whole register (16 bit):
DATA
8MSB
ADDR
DATA
8LSB
Read or write 8 MSB of a register:
DATA
8MSB
ADDR
Read or write a whole register continuously:
DATA
8MSB
ADDR
DATA
8LSB
DATA
8MSB
DATA
8LSB
DATA
8MSB
DATA
8LSB
...
Read or write n bytes from/to RF FIFO:
DATA
byte0
ADDR
FIFO
DATA
byte1
DATA
byte2
DATA
byte3
DATA
byte n-2 DATAbyte n-1
...
Figure 7. Configuration registers write and read operations via SPI
Parameter
Symbol
Min
Max
Units
Conditions
SCLK, clock
frequency
fSCLK
20
MHz
SCLK low
pulse
duration
tcl,min
25
ns
The minimum time SCLK must be low.
SCLK high
pulse
duration
tch,min
25
ns
The minimum time SCLK must be high.
CSn setup
time
tsp
25
ns
The minimum time CSn must be low before
positive edge of SCLK.
CSn hold
time 1
tns
25
ns
The minimum time CSn must be held low after the
last
negative edge of SCLK.
CSn hold
time 2
tps
300
ns
In buffered mode: The minimum time CSn must be
held low after the last
positive edge of SCLK. This
only applies to FIFO accesses.
SI setup time
tsd
25
ns
The minimum time data on SI must be ready
before the
positive edge of SCLK.
SI hold time
thd
25
ns
The minimum time data must be held at SI, after
the
positive edge of SCLK.
Rise time
trise
100
ns
The maximum rise time for SCLK and CSN
Fall time
tfall
100
ns
The maximum fall time for SCLK and CSn
Note: The set-up- and hold-times refer to 50% of VDD.
Table 12. SPI timing specification



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com