CC2400-RTR1 datasheet(67/84 Pages) TI2

67 / 84 page

CC2400

SWRS042A

Page 67 of 83

MANOR (0x13) - Manual signal OR override register

Bit

Field Name

Reset

R/W

Description

VGA_RESET_N

R/W

Overrides VGA_RESET_N used to reset the peak detectors in

the VGA in the RX chain.

LOCK_STATUS

R/W

Overrides the LOCK_STATUS top-level signal that indicates

whether VCO lock is achieved or not.

BALUN_CTRL

R/W

Overrides the BALUN_CTRL signal that controls whether the PA

should receive its required external biasing (1) or not (0) by

controlling the RX/TX output switch.

RXTX

R/W

Overrides the RXTX signal that controls whether the LO buffers

(0) or PA buffers (1) should be used.

PRE_PD

R/W

Power down of prescaler.

PA_N_PD

R/W

Power down of PA (negative path).

PA_P_PD

R/W

Power down of PA (positive path). When PA_N_PD=1 and

PA_P_PD

=1 the up-conversion mixers are in power down.

DAC_LPF_PD

R/W

Power down of TX DACs.

BIAS_PD

R/W

Power down control of global bias generator + XOSC clock

buffer.

XOSC16M_PD

R/W

Power down control of 16 MHz XOSC core.

CHP_PD

R/W

Power down control of charge pump.

FS_PD

R/W

Power down control of VCO, I/Q generator, LO buffers.

ADC_PD

R/W

Power down control of the ADCs.

VGA_PD

R/W

Power down control of the VGA.

RXBPF_PD

R/W

Power down control of complex band-pass receive filter.

LNAMIX_PD

R/W

Power down control of LNA, down-conversion mixers and front-

end bias.

MDMTST0 (0x14) - Modem Test Register 0

Bit

Field Name

Reset

R/W

Description

15:14

Reserved, write as 0.

TX_PRNG

R/W

When set, the transmitted data is taken from a 10-bit PRNG

instead of from the DIO pin in un-buffered mode or from the

FIFO in buffered mode.

TX_1MHZ_OFFSET_N

R/W

Determines TX IF frequency:

0: 1 MHz (Not used)

1: 0 MHz (During initialization this bit must be set to a logical ’1’.)

INVERT_DATA

R/W

When this bit is set the data are inverted (internally) before

transmission, and inverted after reception.

AFC_ADJUST_ON_PACKET

R/W

When this bit is set to '1', modem parameters are adjusted for

slow tracking of the received signal as opposed to quick

acquisition when a packet is received in RX.

•

3 See footnote for MANAND register (address 0x0D) for description of the use of this register.

CC2400-RTR1 数据表(PDF) 67 Page - Texas Instruments

CC2400-RTR1 数据表(HTML) 67 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载