PCF8563

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet

Rev. 11 — 26 October 2015

24 of 45

NXP Semiconductors

PCF8563

Real-time clock/calendar

(1) At this moment master transmitter becomes master receiver and PCF8563 slave receiver becomes slave transmitter.

Fig 19. Master reads after setting register address (write register address; READ data)

S

0A

SLAVE ADDRESS

REGISTER ADDRESS A

A

R/W

A

DATA

013aaa041

P

1

auto increment

memory register address

last byte

R/W

S1

n bytes

(1)

acknowledgement

from slave

acknowledgement

from slave

acknowledgement

from slave

acknowledgement

from master

no acknowledgement

from master

auto increment

memory register address

SLAVE ADDRESS

DATA

Fig 20. Master reads slave immediately after first byte (READ mode)

S

1A

SLAVE ADDRESS

DATA

A1

DATA

acknowledgement

from slave

acknowledgement

from master

no acknowledgement

from master

R/W

auto increment

register address

013aaa347

auto increment

register address

n bytes

last byte

P