数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7262 数据表(PDF) 53 Page - STMicroelectronics

部件名 ST7262
功能描述  LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS, FLASH OR ROM MEMORY, LVD, WDG, 10-BIT ADC, 2 TIMERS, SCI, SPI
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7262 数据表(HTML) 53 Page - STMicroelectronics

Back Button ST7262 Datasheet HTML 49Page - STMicroelectronics ST7262 Datasheet HTML 50Page - STMicroelectronics ST7262 Datasheet HTML 51Page - STMicroelectronics ST7262 Datasheet HTML 52Page - STMicroelectronics ST7262 Datasheet HTML 53Page - STMicroelectronics ST7262 Datasheet HTML 54Page - STMicroelectronics ST7262 Datasheet HTML 55Page - STMicroelectronics ST7262 Datasheet HTML 56Page - STMicroelectronics ST7262 Datasheet HTML 57Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 139 page
background image
ST7262
53/139
10.3 TIMEBASE UNIT (TBU)
10.3.1 Introduction
The Timebase unit (TBU) can be used to generate
periodic interrupts.
10.3.2 Main Features
8-bit upcounter
Programmable prescaler
Period between interrupts: max. 8.1ms (at 8
MHz fCPU )
Maskable interrupt
Cascadable with PWM/ART TImer
10.3.3 Functional Description
The TBU operates as a free-running upcounter.
When the TCEN bit in the TBUCSR register is set
by software, counting starts at the current value of
the TBUCV register. The TBUCV register is incre-
mented at the clock rate output from the prescaler
selected by programming the PR[2:0] bits in the
TBUCSR register.
When the counter rolls over from FFh to 00h, the
OVF bit is set and an interrupt request is generat-
ed if ITE is set.
The user can write a value at any time in the
TBUCV register.
If the cascading option is selected (CAS bit=1 in
the TBUCSR register), the TBU and the the ART
TImer counters act together as a 16-bit counter. In
this case, the TBUCV register is the high order
byte, the ART counter (ARTCAR register) is the
low order byte. Counting is clocked by the ART
timer clock (Refer to the description of the ART
Timer ARTCSR register).
10.3.4 Programming Example
In this example, timer is required to generate an in-
terrupt after a delay of 1 ms.
Assuming that fCPU is 8 MHz and a prescaler divi-
sion factor of 256 will be programmed using the
PR[2:0] bits in the TBUCSR register, 1 ms = 32
TBU timer ticks.
In this case, the initial value to be loaded in the
TBUCV must be (256-32) = 224 (E0h).
ld A, E0h
ld TBUCV, A
; Initialize counter value
ld A 1Fh
;
ld TBUCSR, A
; Prescaler factor = 256,
; interrupt enable,
; TBU enable
Figure 38. TBU Block Diagram
TBU 8-BIT UPCOUNTER (TBUCV REGISTER)
INTERRUPT REQUEST
TBU PRESCALER
fCPU
TBUCSR REGISTER
PR1 PR0
PR2
TCEN
ITE
OVF
MSB
LSB
ART PWM TIMER 8-BIT COUNTER
MSB
LSB
CAS
0
1
TBU
ART TIMER CARRY BIT
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com