57 / 60 page

IP175A LF
Preliminary Data Sheet
5.3.4
MII0 MAC Mode Timing
a.
Receive Timing Requirements
Symbol
Description
Min.
Typ.
Max.
Unit
TRxClk
Receive clock period 100M MII
-
40
-
ns
TRxClk
Receive clock period 10M MII
-
400
-
ns
TsRxClk
RXDV, RXD to MII_RXCLK setup time
2
-
-
ns
ThRxClk
RXDV, RXD to MII_RXCLK hold time
0.5
-
-
ns
M II_ RX CL K
RX D V , RX D [3 :0 ]
T sRxClk
T hRxClk
T RxClk
b.
Transmit Timing
Symbol
Description
Min.
Typ.
Max.
Unit
TTxClk
Transmit clock period 100M MII
-
40
-
ns
TTxClk
Transmit clock period 10M MII
-
400
-
ns
TdTxClk
MII_TXCLK rising edge to TXEN, TXD
1
-
4
ns
TdTxClk
MII_TXCLK
TXEN, TXD[3:0]
TTxClk
57/60
February 20, 2006
Copyright © 2004, IC Plus Corp.
IP175A LF-DS-R08