56 / 60 page

IP175A LF
Preliminary Data Sheet
5.3.3
MII1 PHY Mode Timing
a. Transmit Timing Requirements
Symbol
Description
Min.
Typ.
Max.
Unit
TTxClk
Transmit clock period 100M MII
-
40
-
ns
TTxClk
Transmit clock period 10M MII
-
400
-
ns
TsTxClk
TXEN, TXD to MII1_TXCLK setup time
2
-
-
ns
ThTxClk
TXEN, TXD to MII1_TXCLK hold time
0.5
-
-
ns
M II1 _ T X C L K
TX E N 1 ,
TX D 1 [3 :0 ]
T sTxClk
T hTxClk
T TxClk
b. Receive Timing
Symbol
Description
Min.
Typ.
Max.
Unit
TRxClk
Receive clock period 100M MII
-
40
-
ns
TRxClk
Receive clock period 10M MII
-
400
-
ns
TdRxClk
MII1_RXCLK falling edge to RXDV1, RXD1
1
-
4
ns
TdRxClk
MII1_RXCLK
RXDV1,
RXD1[3:0]
TRxClk
56/60
February 20, 2006
Copyright © 2004, IC Plus Corp.
IP175A LF-DS-R08