35 / 60 page

IP175A LF
Preliminary Data Sheet
35/60
February 20, 2006
Copyright © 2004, IC Plus Corp.
IP175A LF-DS-R08
MII
ROM
Function
R/W
Description
Default
MII register 18H (24D)
18[15:8] 19[7:0] Port 0
vlan_tag[15:8]
R/W
Vlan_tag_0_high
This register defines the high byte of VLAN tag for port 0.
8’b0
18[7:0] 18[7:0] Port 0
vlan_tag[7:0]
R/W
Vlan_tag_0_low
This register defines the low byte of VLAN tag for port 0.
8’b0
MII
ROM
Function
R/W
Description
Default
MII register 19H (25D)
19[15:8] 1B[7:0] Port 1
vlan_tag[15:8]
R/W
Vlan_tag_1_high
This register defines the high byte of VLAN tag for port 1.
8’b0
19[7:0] 1A[7:0] Port 1
vlan_tag[7:0]
R/W
Vlan_tag_1_low
This register defines the low byte of VLAN tag for port 1.
8’b0
MII
ROM
Function
R/W
Description
Default
MII register 1AH (26D)
1A[15:8] 1D[7:0] Port 2
vlan_tag[15:8]
R/W
Vlan_tag_2_high
This register defines the high byte of VLAN tag for port 2.
8’b0
1A[7:0] 1C[7:0] Port 2 vlan_tag[7:0]
R/W
Vlan_tag_2_low
This register defines the low byte of VLAN tag for port 2.
8’b0
MII
ROM
Function
R/W
Description
Default
MII register 1BH (27D)
1B[15:8] 1F[7:0] Port 3
vlan_tag[15:8]
R/W
Vlan_tag_3_high
This register defines the high byte of VLAN tag for port 3.
8’b0
1B[7:0] 1E[7:0] Port 3 vlan_tag[7:0]
R/W
Vlan_tag_3_low
This register defines the low byte of VLAN tag for port 3.
8’b0
MII
ROM
Function
R/W
Description
Default
MII register 1CH (28D)
1C[15:8] 21[7:0] Port 4
vlan_tag[15:8]
R/W
Vlan_tag_4_high
This register defines the high byte of VLAN tag for port 4.
8’b0
1C[7:0] 20[7:0] Port 4 vlan_tag[7:0]
R/W
Vlan_tag_4_low
This register defines the low byte of VLAN tag for port 4.
8’b0