18 / 111 page
IP175C/IP175C LF/IP175CH/IP175CH LF
Data Sheet
18/111
Mar 09, 2007
Copyright © 2004, IC Plus Corp.
IP175C/IP175CH-DS-R14
Pin description (continued)
Pin No.
Label
Type
Description
External MII0 interface (PHY mode, MII0_MAC_MOD=0, P4MII_SNI=0)
89
MII0_RXCLK
O
MII receive clock
MII0_RXCLK and MII0_TXCLK are the same clock source and
in phase.
81
MII0_TXCLK
O
MII transmit clock
80, 79,
78, 77
TXD0_0, TXD0_1,
TXD0_2, TXD0_3
IPL2
MII transmit data
It is sampled at the rising edge of MII0_TXCLK.
76
TXEN0
IPL2
MII transmit enable
It is used to frame TXD0[3:0]. It is sampled at the rising edge of
MII0_TXCLK.
90
COL0
O
MII collision
It is active when MII0 is half duplex and a collision event happens.
84
RXDV0
O
MII receive data valid
It is used to frame RXD0[3:0]. It is sent out at the falling edge of
MII0_RXCLK.
88, 87,
86, 85
RXD0_0, RXD0_1,
RXD0_2, RXD0_3
O
MII receive data
It is sent out at the falling edge of MII0_RXCLK.
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
