数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADS7828EB 数据表(PDF) 6 Page - Texas Instruments

部件名 ADS7828EB
功能描述  12-Bit, 8-Channel Sampling ANALOG-TO-DIGITAL CONVERTER with I2C™ Interface
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

ADS7828EB 数据表(HTML) 6 Page - Texas Instruments

Back Button ADS7828EB Datasheet HTML 2Page - Texas Instruments ADS7828EB Datasheet HTML 3Page - Texas Instruments ADS7828EB Datasheet HTML 4Page - Texas Instruments ADS7828EB Datasheet HTML 5Page - Texas Instruments ADS7828EB Datasheet HTML 6Page - Texas Instruments ADS7828EB Datasheet HTML 7Page - Texas Instruments ADS7828EB Datasheet HTML 8Page - Texas Instruments ADS7828EB Datasheet HTML 9Page - Texas Instruments ADS7828EB Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 23 page
background image
ADS7828
6
SBAS181C
www.ti.com
Rise Time of SDA Signal
tRDA
Standard Mode
1000
ns
Fast Mode
20 + 0.1CB
300
ns
High-Speed Mode, CB = 100pF max(2)
10
80
ns
High-Speed Mode, CB = 400pF max(2)
20
160
ns
Fall Time of SDA Signal
tFDA
Standard Mode
300
ns
Fast Mode
20 + 0.1CB
300
ns
High-Speed Mode, CB = 100pF max(2)
10
80
ns
High-Speed Mode, CB = 400pF max(2)
20
160
ns
Setup Time for STOP Condition
tSU; STO
Standard Mode
4.0
µs
Fast Mode
600
ns
High-Speed Mode
160
ns
Capacitive Load for SDA and SCL
CB
400
pF
Line
Pulse Width of Spike Suppressed
tSP
Fast Mode
50
ns
High-Speed Mode
10
ns
Noise Margin at the HIGH Level for
Standard Mode
Each Connected Device (Including
VNH
Fast Mode
0.2VDD
V
Hysteresis)
High-Speed Mode
Noise Margin at the LOW Level for
Standard Mode
Each Connected Device (Including
VNL
Fast Mode
0.1VDD
V
Hysteresis)
High-Speed Mode
NOTES: (1) All values referred to VIHMIN and VILMAX levels.
(2) For bus line loads CB between 100pF and 400pF the timing parameters must be linearly interpolated.
(3) A device must internally provide a data hold time to bridge the undefined part between VIH and VIL of the falling edge of the SCLH signal. An
input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.
TIMING CHARACTERISTICS(1) (Cont.)
At TA = –40°C to +85°C, +VDD = +2.7V, unless otherwise noted.
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
UNITS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com