STM32MP151AAB3T datasheet(129/245 Pages) STMICROELECTRONICS

129 / 245 page

DS12500 Rev 1

129/245

STM32MP151A

Electrical characteristics

228

VAVM_0

Analog voltage (VDDA) detector

threshold 0

Rising edge

1.655

1.7

1.745

Falling edge

1.555

1.6

1.645

VAVM_1

Analog voltage (VDDA) detector

threshold 1

Rising edge

2.055

2.1

2.145

Falling edge

1.955

2.045

VAVM_2

Analog voltage (VDDA) detector

threshold 2

Rising edge

2.455

2.5

2.545

Falling edge

2.355

2.4

2.445

VAVM_3

Analog voltage (VDDA) detector

threshold 3

Rising edge

2.755

2.8

2.845

Falling edge

2.655

2.7

2.745

Vhyst_VDDA

Hysteresis of analog voltage

(VDDA) detector

100

IVDD_AVM(1)

Analog Voltage Monitoring

(VDDA) consumption on VDD

0.123

0.248

µA

IVDDA_AVM(1)

Analog Voltage Monitoring

(VDDA) consumption on VDDA

Resistor bridge

1.07

2.12

2.49

µA

VPVDCORE_0(4)

Digital core domain supply

voltage (VDDCORE) detector

threshold 0 (Run)

Rising edge

0.95

0.995

1.04

Falling edge

0.91

0.955

VPVDCORE_1(5)

Digital core domain supply

voltage (VDDCORE) detector

threshold 1 (LPLV_Stop)

Falling edge

0.71

0.755

0.8

Vhyst_VDDCORE

Hysteresis of Digital core

domain supply voltage

(VDDCORE) detector

tVDDCORETEMPO

Tempo on VPVDCORE_0 at

rising edge of VDDCORE to

ensure that VDDCORE is fully

established

200

340

550

µs

tSEL_VDDCORETE

MPO

Tempo on VPVDCORE_1 at rising

edge of VDDCORE to ensure that

VDDCORE is fully established on

exit of LPLV-Stop mode

234

380

606

µs

IVDD_VDDCOREVM

(1)

VDDCORE Voltage Monitoring

consumption on VDD

1.7

2.6

4.2

µA

USB_VTH

USB Threshold voltage

1.21

1. Guaranteed by design.

2. No hysteresis when using PVD_IN pin.

3. BOR0 is enabled in all modes and its consumption is therefore included in the supply current characteristics tables.

4. During the first rising edge of VDDCORE, the slope should be less than 2 ms/V to ensure VDDCORE is fully established before

the end of the tVDDCORETEMPO.

5. When exiting from LPLV-STOP mode to RUN mode the rising slope for VDDCORE should be less than 1 ms/V to ensure

VDDCORE is fully established before the end of the tVDDCORETEMPO.

Table 15. Embedded reset and power control block characteristics (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

STM32MP151AAB3T 数据表(PDF) 129 Page - STMicroelectronics

STM32MP151AAB3T 数据表(HTML) 129 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

STM32MP151AAB3T 数据表(PDF) 129 Page - STMicroelectronics

STM32MP151AAB3T 数据表(HTML) 129 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载