CC1010-RTY1 datasheet(56/150 Pages) TI2

56 / 150 page

CC1010

SWRS047A

Page 56 of 146

System Clk

Divide by 12

Divide by 4

T0 / T1

T0M / T1M

C/T0 / C/T1

TR0 / TR1

GATE0 / GATE1

INT0 / INT1

TL0 / TL1

TH0 / TH1

Mode 0

Mode 1

TF0 / TF1

Timer 0 / Timer 1

interrupt request

Clock

Figure 8. Mode 0 and Mode 1 operation for Timer / Counter 0 or 1

16.2.3

Mode 1

Mode 1 operation is illustrated for Timer /

Counter 0 and 1 in Figure 8. The counter

is configured as a 16-bit counter, as

compared to the 13 bits in Mode 0, and all

bits in TL0 or TL1 are thus used. The

counter

overflows

when

the

count

increments from 0xFFFF.

Otherwise, Mode 1 operation is the same

as Mode 0.

In Mode 1, the timer timeout period is

determined

by:

()(

)

xosc

TLx

THx

TxM

CKCON

65536

−

⋅

−

where THx:TLx is the contents of the

THx:TLx registers if this is reloaded in the

interrupt handler, or 0 if no reload is done.

16.2.4

Mode 2

Mode 2 operation is illustrated for Timer /

Counter 0 and 1 in Figure 9. Mode 2

operates

8-bit

counter

with

automatic reload of the start value.

The Timer / Counter is controlled as for

Mode 0 and Mode 1, but when TL0 / TL1

overflows, TH0 / TH1 is loaded into TL0 /

TL1.

In Mode 2, the timer timeout period is

determined by:

(

)(

)

xosc

THx

TxM

CKCON

−

⋅

−

256

CC1010-RTY1 数据表(PDF) 56 Page - Texas Instruments

CC1010-RTY1 数据表(HTML) 56 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载