数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AMC7832IPAP 数据表(PDF) 4 Page - Texas Instruments

部件名 AMC7832IPAP
功能描述  AMC7832 12-Bit Analog Monitor and Control Solution with Multi-Channel ADC, Bipolar DACs, Temperature Sensor and GPIO Ports
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

AMC7832IPAP 数据表(HTML) 4 Page - Texas Instruments

  AMC7832IPAP Datasheet HTML 1Page - Texas Instruments AMC7832IPAP Datasheet HTML 2Page - Texas Instruments AMC7832IPAP Datasheet HTML 3Page - Texas Instruments AMC7832IPAP Datasheet HTML 4Page - Texas Instruments AMC7832IPAP Datasheet HTML 5Page - Texas Instruments AMC7832IPAP Datasheet HTML 6Page - Texas Instruments AMC7832IPAP Datasheet HTML 7Page - Texas Instruments AMC7832IPAP Datasheet HTML 8Page - Texas Instruments AMC7832IPAP Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 74 page
background image
AMC7832
SLAS836 – MARCH 2014
www.ti.com
Terminal Functions
TERMINAL
DESCRIPTION
NUMBER
NAME
Digital ground. Ground reference point for all digital circuitry on the device. Ideally, AGND and DGND should be at the
1
DGND
same potential (GND) and must not differ by more than ±0.3-V.
2
DVDD
Digital supply voltage. (+4.5-V to +5.5-V). Must be the same value as AVDD.
3
IOVDD
IO supply voltage. (+1.8-V to +5.5-V). Sets the IO operating voltage and threshold levels. Must not exceed DVDD.
4
RESET
Reset input, active low. Logic low on this terminal causes the device to perform a hardware reset.
Serial interface data output. The SDO terminal is in high impedance when CS is high. Data is clocked out of the input
5
SDO
shift register on each falling edge of SCLK.
6
SDI
Serial interface data input. Data is clocked into the input shift register on each rising edge of SCLK.
7
SCLK
Serial interface clock.
Active low serial data enable. This input is the frame synchronization signal for the serial data. When this signal goes
8
CS
low, it enables the input shift register.
General purpose digital I/O 0 (default). This terminal is a bidirectional open-drain, digital input/output with internal 48-
9
GPIO0/ALARMIN
k
Ω pull-up resistor to IOVDD. Alternatively the terminal can be set to operate as ALARMIN, an alarm control signal,
digital input, active low.
General purpose digital I/O 1 (default). This terminal is a bidirectional open-drain, digital input/output with internal 48-
10
GPIO1/ ALARMOUT
k
Ω pull-up resistor to IOVDD. Alternatively the terminal can be set to operate as ALARMOUT, a global alarm. Open
drain output. This terminal goes low (active) when an alarm event is detected.
General purpose digital I/O 2 (default). This terminal is a bidirectional open-drain, digital input/output with internal 48-
11
GPIO2/ADCTRIG
k
Ω pull-up resistor to IOVDD. Alternatively the terminal can be set to operate as ADCTRIG, an external conversion
trigger, active low. The falling edge starts the sampling and conversion of the ADC.
General purpose digital I/O 3 (default). This terminal is a bidirectional open-drain, digital input/output with internal 48-
k
Ω pull-up resistor to IOVDD. Alternatively the terminal can be set to operate as DAV, Data available indicator, active
12
GPIO3/DAV
low output. In direct mode, the DAV terminal goes low (active) when the conversion ends. In auto mode, a 1µs pulse
(active low) appears on this terminal when a conversion cycle finishes. DAV stays high when deactivated.
13
GPIO-4
14
GPIO-5
General purpose digital I/O. This terminal is a bidirectional open-drain, digital input/output with internal 48-k
Ω pull-up
resistor to IOVDD.
15
GPIO-6
16
GPIO-7
Lowest potential in the system. Typically tied to -12-V but if all DACs are set in a positive output range it should be
17
AVEE
connected to AGND.
DAC_A11,
DAC_A10,
18,19, 22, 24
DAC group A. These channels share the same range and clamp voltage.
DAC_A9,
DAC_A8
Negative analog supply for DAC group A. Sets the power-on-reset and clamp voltage values. Typically tied to AVEE
20
AVSSA
when the DAC range for group A is set to -10 to 0-V or AGND for the positive output ranges.
This terminal determines the DAC range for DAC group A. If tied to AGND the DAC range is 0 to +5-V or 0 to+10-V.
21
VRANGEA
Otherwise if tied to +2.5-V (can be tied to REF_OUT terminals) the DAC range is -10 to 0-V.
Analog ground. Ground reference point for all analog circuitry on the device, AGND. Connect AGND1, AGND2 and
23
AGND1
AGND3 to the same potential, AGND.
25
AVCC_AB
Positive analog power for DAC groups A and B. Must be tied to AVCC_CD.
This terminal determines the DAC range for DAC group B. If tied to AGND the DAC range is 0 to +5-V or 0 to +10-V.
26
VRANGEB
Otherwise if tied to +2.5-V (can be tied to REF_OUT terminals) the DAC range is -10 to 0-V.
DAC_B7,
27, 29
DAC group B. These channels share the same range and clamp voltage.
DAC_B6
Negative analog supply for DAC group B. Sets the power-on-reset and clamp voltage values. Typically tied to AVEE
28
AVSSB
when the DAC range for group B is set to -10 to 0-V or AGND for the positive output ranges.
30
REF_OUT1
Reference output 1. Can be used to drive the VRANGE inputs.
31
AVDD1
Analog supply voltage. (+4.5-V to +5.5-V)
32
REF_CMP
Internal reference compensation capacitor connection (connect 4.7-
μF capacitor between this terminal and AGND2).
Analog ground. Ground reference point for all analog circuitry on the device, AGND. Connect AGND1, AGND2 and
33
AGND2
AGND3 to the same potential, AGND.
34
AVDD2
Analog supply voltage. (+4.5-V to +5.5-V)
ADC_11,
ADC_10,
Bipolar analog inputs. Typically used to monitor the DAC_A8 to DAC_A11 outputs. The input range of these channels
35-38
ADC_9,
is -12.5-V to +12.5-V.
ADC_8
ADC_7,
Bipolar analog inputs. Typically used to monitor the DAC_B6 to DAC_B7 outputs. The input range of these channels
39-40
ADC_6
is -12.5-V to +12.5-V.
4
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: AMC7832



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com