AMC7836IPAPR datasheet(39/91 Pages) TI2

39 / 91 page

GPIOn

ENABLE

GPIOn Bit

(when reading)

GPIOn Bit

(when writing)

IOVDD

48 k

AMC7836

www.ti.com

SLAS986D – NOVEMBER 2014 – REVISED FEBRUARY 2018

Product Folder Links: AMC7836

Submit Documentation Feedback

7.3.5 General Purpose I/Os

The AMC7836 device includes eight GPIO pins, each with an internal 48-kΩ pullup resistor to the IOVDD pin. The

GPIO[0:3] pins have dual functionality and can be programmed as either bidirectional digital I/O pins or interrupt

signals in the GPIO configuration register (address 0x12). The GPIO[4:7] pins are dedicated GPIOs. Table 4 lists

the dual function of the GPIO[0:3] pins.

Table 4. Dual Functionality GPIO Pins

DEFAULT PIN NAME

ALTERNATIVE PIN NAME

ALTERNATIVE

FUNCTIONALITY

GPIO0

ALARMIN

DAC clear control signal.

GPIO1

ALARMOUT

Global alarm output.

GPIO2

ADCTRIG

External ADC conversion trigger.

GPIO3

DAV

ADC data available indicator.

The GPIOs can receive an input or produce an output. When the GPIOn pin acts as an output, the status of the

pin is determined by the corresponding GPIO bit in the GPIO register (address 0x7A).

To use a GPIOn pin as an input, the corresponding GPIO bit in the GPIO register must be set to 1. When a

GPIOn pin acts as input, the digital value on the pin is acquired by reading the corresponding GPIO bit. After a

power-on reset (POR) or any forced reset, all GPIO bits are set to 1, and the GPIOn pins have a 48-k

Ω input

impedance to the IOVDD pin (see Figure 60). The unused GPIO pins can be left floating.

Figure 60. AMC7836 GPIO Pin

AMC7836IPAPR 数据表(PDF) 39 Page - Texas Instruments

AMC7836IPAPR 数据表(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载