数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRV8874PWPRG4 数据表(PDF) 14 Page - Texas Instruments

部件名 DRV8874PWPRG4
功能描述  DRV8874 H-Bridge Motor Driver With Integrated Current Sense and Regulation
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

DRV8874PWPRG4 数据表(HTML) 14 Page - Texas Instruments

Back Button DRV8874PWPRG4 Datasheet HTML 10Page - Texas Instruments DRV8874PWPRG4 Datasheet HTML 11Page - Texas Instruments DRV8874PWPRG4 Datasheet HTML 12Page - Texas Instruments DRV8874PWPRG4 Datasheet HTML 13Page - Texas Instruments DRV8874PWPRG4 Datasheet HTML 14Page - Texas Instruments DRV8874PWPRG4 Datasheet HTML 15Page - Texas Instruments DRV8874PWPRG4 Datasheet HTML 16Page - Texas Instruments DRV8874PWPRG4 Datasheet HTML 17Page - Texas Instruments DRV8874PWPRG4 Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 42 page
background image
IOUT
VOUT
Control
Input
ITRIP
Re-enable
Re-enable
IOUT
VOUT
Control
Input
ITRIP
tOFF
tOFF
tOFF
14
DRV8874
SLVSF66A – AUGUST 2019 – REVISED DECEMBER 2019
www.ti.com
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
The fixed off-time mode allows for a simple current chopping scheme without involvement from the external
controller. This is shown in Figure 12. Fixed off-time mode will support 100% duty cycle current regulation since
the H-bridge automatically enables after the tOFF period and does not require a new control input edge on the
EN/IN1 or PH/IN2 pins to reset the outputs.
Figure 12. Off-Time Current-Regulation
7.3.3.2.2
Cycle-By-Cycle Current Chopping
In cycle-by-cycle mode, the H-bridge enters a brake, low-side slow decay state (both low-side MOSFETs ON)
after IOUT exceeds ITRIP until the next control input edge on the EN/IN1 or PH/IN2 pins. This allows for additional
control of the current chopping scheme by the external controller. This is shown in Figure 13. Cycle-by-cycle
mode will not support 100% duty cycle current regulation as a new control input edge is required to reset the
outputs after the brake, low-side slow decay state has been entered.
Figure 13. Cycle-By-Cycle Current Regulation
In cycle-by-cycle mode, the device will also indicate whenever the H-bridge enters internal current chopping by
pulling the nFAULT pin low. This can be used to determine when the device outputs will differ from the control
inputs or the load has reached the ITRIP threshold. This is shown in Figure 14. nFAULT will be released whenever
the next control input edge is received by the device and the outputs are reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com