数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DALC208SC6 数据表(PDF) 5 Page - STMicroelectronics

部件名 DALC208SC6
功能描述  LOW CAPACITANCE DIODE ARRAY
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

DALC208SC6 数据表(HTML) 5 Page - STMicroelectronics

  DALC208SC6 Datasheet HTML 1Page - STMicroelectronics DALC208SC6 Datasheet HTML 2Page - STMicroelectronics DALC208SC6 Datasheet HTML 3Page - STMicroelectronics DALC208SC6 Datasheet HTML 4Page - STMicroelectronics DALC208SC6 Datasheet HTML 5Page - STMicroelectronics DALC208SC6 Datasheet HTML 6Page - STMicroelectronics DALC208SC6 Datasheet HTML 7Page - STMicroelectronics DALC208SC6 Datasheet HTML 8Page - STMicroelectronics DALC208SC6 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
HOW TO ENSURE A GOOD ESD PROTECTION
While the DALC208SC6 provides a high immunity
to ESD surge, an efficient protection depends on
the layout of the board. In the same way, with the
rail to rail topology, the track from the VREF2 pin to
the power supply +VCC and from the VREF1 pin to
GND must be as short as possible to avoid
overvoltages due to parasitic phenomena (see Fig.
A1).
It’s often harder to connect the power supply near
to the DALC208SC6 unlike the ground thanks to
the ground plane that allows a short connection.
To ensure the same efficiency for positive surges
when the connections can’t be short enough, we
recommend to put close to the DALC208SC6,
between VREF2 and ground, a capacitance of
100nF to prevent from these kinds of overvoltage
disturbances (see Fig. A2).
The add of this capacitance will allow a better
protection by providing during surge a constant
voltage.
Fig. A3, A4a and A4b show the improvement of the
ESD protection according to the recommendations
described above.
REF1=GND
VI/O
ESD
SURGE
I/O
REF2=+Vcc
C=100nF
Lw
Vcl+ = Vcc+Vf
-Vf
surge >0
surge <0
Vcl- =
t
Vcl+
POSITIVE
SURGE
t
Vcl-
NEGATIVE
SURGE
Fig. A2: ESD behavior: optimized layout and add
of a capacitance of 100nF.
Important:
A main precaution to take is to put the protection
device closer to the disturbance source (generally
the connector).
+5V
TEST BOARD
DALC
208
ESD
SURGE
Fig. A3: ESD behavior: measurements conditions
(with coupling capacitance).
IEC 1000-4-2
Air Discharge
(150pF/330
Ω)
Vpp=15kV
Fig. A4a: Remaining voltage after the
DALC208SC6 during positive ESD surge.
IEC 1000-4-2
Air Discharge
(150pF/330
Ω)
Vpp=15kV
Fig. A4b: Remaining voltage after the
DALC208SC6 during negative ESD surge.
Note: The measurements have been done with the DALC208SC6
in open circuit.
DALC208SC6
5/10



Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com