LP5024 datasheet(8/59 Pages) TI2

8 / 59 page

6.5 Electrical Characteristics

over operating ambient temperature range (–40°C < TA<85°C) (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

POWER SUPPLIES (VCC)

VVCC

Supply voltage

2.7

5.5

IVCC

Shutdown supply current

VEN = 0 V

0.2

µA

Standby supply current

VEN = 3.3 V, Chip_EN = 0 (bit)

Normal-mode supply current

With 10-mA LED current per OUTx

Power-save mode supply current

VEN = 3.3 V, Chip_EN = 1 (bit),

Power_Save_EN = 1 (bit), all the

LEDs off duration > tPSM

µA

VUVR

Undervoltage restart

VVCC rising

2.5

VUVF

Undervoltage shutdown

VVCC falling

VUV_HYS

Undervoltage shutdown hysteresis

0.2

OUTPUT STAGE (OUTx)

IMAX

Maximum sink current (OUT0–

OUTx) (For LP5024, x = 23. For

LP5018, x = 17.)

VVCC in full range,

Max_Current_Option = 0 (bit), PWM

= 100%

25.5

Maximum sink current (OUT0–

OUTx) (For LP5024, x = 23. For

LP5018, x = 17.)

VVCC ≥ 3.3 V, Max_Current_Option =

1 (bit), PWM = 100%

ILIM

Internal sink current limit (OUT0–

OUTx) (For LP5024, x = 23. For

LP5018, x = 17.)

VVCC in full range,

Max_Current_Option = 0 (bit), VIREF

= 0 V

Internal sink current limit (OUT0–

OUTx) (For LP5024, x = 23. For

LP5018, x = 17.)

VVCC ≥ 3.3V, Max_Current_Option=1

(bit), VIREF = 0 V

120

Ilkg

Leakage current (OUT0–OUTx) (For

LP5024, x = 23. For LP5018, x = 17.)

PWM = 0%

0.1

µA

IERR_DD

Device to device current error,

IERR_DD=(IAVE-ISET)/ISET×100%

All channels' current set to 10 mA.

PWM = 100%. Already includes the

VIREF and KIREF tolerance

–7%

IERR_CC

Channel to channel current error,

IERR_CC=(IOUTX-IAVE)/IAVE×100%

All channels' current set to 10 mA.

PWM = 100%. Already includes the

VIREF and KIREF tolerance

–7%

VIREF

IREF voltage

0.7

KIREF

IREF ratio

105

ƒPWM

PWM switching frequency

kHz

VSAT

Output saturation voltage

VVCC in full range,

Max_Current_Option = 0 (bit), output

current set to 20 mA, the voltage

when the LED current has dropped

0.25

0.35

VVCC ≥ 3.3 V, Max_Current_Option =

1 (bit), output current set to 20 mA,

the voltage when the LED current

has dropped 5%

0.3

0.4

LOGIC INPUTS (EN, SCL, SDA, ADDRx)

VIL

Low level input voltage

0.4

VIH

High level input voltage

1.4

ILOGIC

Input current

–1

µA

VSDA

SDA output low level

IPULLUP = 5 mA

0.4

PROTECTION CIRCUITS

LP5018, LP5024

SLVSEB8C – OCTOBER 2018 – REVISED JULY 2024

www.ti.com

Submit Document Feedback

Product Folder Links: LP5018 LP5024

LP5024 数据表(PDF) 8 Page - Texas Instruments

LP5024 数据表(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

数据表下载

链接网址

LP5024 数据表(PDF) 8 Page - Texas Instruments

LP5024 数据表(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

数据表 下载

链接网址

数据表下载