数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LP5030 数据表(PDF) 21 Page - Texas Instruments

部件名 LP5030
功能描述  LP503x 36-, 30-Channel 12-Bit PWM Ultra-low Quiescent Current I2C RGB LED Drivers
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

LP5030 数据表(HTML) 21 Page - Texas Instruments

Back Button LP5030 Datasheet HTML 17Page - Texas Instruments LP5030 Datasheet HTML 18Page - Texas Instruments LP5030 Datasheet HTML 19Page - Texas Instruments LP5030 Datasheet HTML 20Page - Texas Instruments LP5030 Datasheet HTML 21Page - Texas Instruments LP5030 Datasheet HTML 22Page - Texas Instruments LP5030 Datasheet HTML 23Page - Texas Instruments LP5030 Datasheet HTML 24Page - Texas Instruments LP5030 Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 62 page
background image
21
LP5030, LP5036
www.ti.com
SLVSEH1B – SEPTEMBER 2018 – REVISED JANUARY 2019
Product Folder Links: LP5030 LP5036
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Programming (continued)
There is one exception to the acknowledge-after-every-byte rule. When the master is the receiver, it must
indicate to the transmitter an end of data by not acknowledging (negative acknowledge) the last byte clocked out
of the slave. This negative acknowledge still includes the acknowledge clock pulse (generated by the master),
but the SDA line is not pulled down.
After the START condition, the bus master sends a chip address. This address is seven bits long followed by an
eighth bit, which is a data direction bit (READ or WRITE). For the eighth bit, a 0 indicates a WRITE, and a 1
indicates a READ. The second byte selects the register to which the data is written. The third byte contains data
to write to the selected register.
Figure 18. Acknowledge and Not Acknowledge on I2C Bus
8.5.1.4 I2C Slave Addressing
The device slave address is defined by connecting GND or VCC to the ADDR0 and ADDR1 pins. A total of four
independent slave addresses can be realized by combinations when GND or VCC is connected to the ADDR0
and ADDR1 pins (see Table 2 and Table 3).
The device responds to a broadcast slave address regardless of the setting of the ADDR0 and ADDR1 pins.
Global writes to the broadcast address can be used for configuring all devices simultaneously. The device
supports global read using a broadcast address; however, the data read is only valid if all devices on the I2C bus
contain the same value in the addressed register.
Table 2. Slave-Address Combinations
ADDR1
ADDR0
SLAVE ADDRESS
INDEPENDENT
BROADCAST
GND
GND
011 0000
001 1100
GND
VCC
011 0001
VCC
GND
011 0010
VCC
VCC
011 0011
Table 3. Chip Address
SLAVE ADDRESS
R/W
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Independent
0
1
1
0
0
ADDR1
ADDR0
1 or 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com