数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L99MC6 数据表(PDF) 30 Page - STMicroelectronics

部件名 L99MC6
功能描述  Configurable 6-channel device
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L99MC6 数据表(HTML) 30 Page - STMicroelectronics

Back Button L99MC6 Datasheet HTML 26Page - STMicroelectronics L99MC6 Datasheet HTML 27Page - STMicroelectronics L99MC6 Datasheet HTML 28Page - STMicroelectronics L99MC6 Datasheet HTML 29Page - STMicroelectronics L99MC6 Datasheet HTML 30Page - STMicroelectronics L99MC6 Datasheet HTML 31Page - STMicroelectronics L99MC6 Datasheet HTML 32Page - STMicroelectronics L99MC6 Datasheet HTML 33Page - STMicroelectronics L99MC6 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 55 page
background image
Functional description of the SPI
L99MC6
30/32
Doc ID 16523 Rev 2
Operating code definition
The <Write mode> and <Read mode> operations allow access to the RAM of the device,
that is write to control registers or read status information.
A <Read and Clear Status> operation addressed to a device specific status register reads
back and subsequently clear this status register. A <Read and Clear Status> operation with
address 3FH clears all status registers at a time.
A <Read and Clear Status> operation addressed to an unused RAM address or
configuration register address is identical to a <Read mode> operation (in case of unused
RAM address, the second byte is equal to 00H).
<Read Device Information> allows access to the ROM area which contains device related
information such as the product family, product name, silicon version and register width.
8.2.3
Global status register
Table 15.
Operating code definition
OC1
OC0
Meaning
0
0
<Write mode>
0
1
<Read mode>
1
0
<Read and Clear Status>
1
1
<Read Device Information>
Table 16.
Global status register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Global error flag
(GEF)
Communication
error
Chip reset
TSD
Chip overload
Temperature
warning
Open-load
detected
Overcurrent
detected
Unused
Table 17.
Global status register description
Bit
Description
Polarity
Comment
0
Unused
Active high
Always returns ‘0’
1
Overcurrent detected
Active high
Set by any overcurrent event
2
Open-load detected
Active high
Set by any open-load event
3
Temperature warning
Active high
-
4
Thermal shutdown / chip
overload
Active high
-
5
Chip reset
Active low
Activated by all internal reset events that change
device state or configuration registers (for
example software reset, VCC undervoltage, etc.).
The bit is cleared after a valid communication
with any register. This bit is initially ‘0’ and is set
to ‘1’ by a valid SPI communication



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com