数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M41ST85W 数据表(PDF) 12 Page - STMicroelectronics

部件名 M41ST85W
功能描述  3.0/3.3 V I²C combination serial RTC, NVRAM supervisor and microprocessor supervisor
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M41ST85W 数据表(HTML) 12 Page - STMicroelectronics

Back Button M41ST85W Datasheet HTML 8Page - STMicroelectronics M41ST85W Datasheet HTML 9Page - STMicroelectronics M41ST85W Datasheet HTML 10Page - STMicroelectronics M41ST85W Datasheet HTML 11Page - STMicroelectronics M41ST85W Datasheet HTML 12Page - STMicroelectronics M41ST85W Datasheet HTML 13Page - STMicroelectronics M41ST85W Datasheet HTML 14Page - STMicroelectronics M41ST85W Datasheet HTML 15Page - STMicroelectronics M41ST85W Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 43 page
background image
Operating modes
M41ST85W
12/43
DocID7531 Rev 12
2
Operating modes
The M41ST85W clock operates as a slave device on the serial bus. Access is obtained by
implementing a start condition followed by the correct slave address (D0h). The 64 bytes
contained in the device can then be accessed sequentially in the following order:
1.
Tenths/hundredths of a second register
2.
Seconds register
3.
Minutes register
4.
Century/hours register
5.
Day register
6.
Date register
7.
Month register
8.
Year register
9.
Control register
10. Watchdog register
11 - 16. Alarm registers
17 - 19. Reserved
20. Square wave register
21 - 64. User RAM
The M41ST85W clock continually monitors VCC for an out-of-tolerance condition. Should
VCC fall below VPFD, the device terminates an access in progress and resets the device
address counter. Inputs to the device will not be recognized at this time to prevent
erroneous data from being written to the device from a an out-of-tolerance system. When
VCC falls below VSO, the device automatically switches over to the battery and powers down
into an ultralow current mode of operation to conserve battery life. As system power returns
and VCC rises above VSO, the battery is disconnected, and the power supply is switched to
external VCC.
Write protection continues until VCC reaches VPFD(min) plus trec (min).
For more information on battery storage life refer to application note AN1012.
2.1
2-wire bus characteristics
The bus is intended for communication between different ICs. It consists of two lines: a bi-
directional data signal (SDA) and a clock signal (SCL). Both the SDA and SCL lines must be
connected to a positive supply voltage via a pull-up resistor.
The following protocol has been defined:
Data transfer may be initiated only when the bus is not busy.
During data transfer, the data line must remain stable whenever the clock line is high.
Changes in the data line, while the clock line is high, will be interpreted as control
signals.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com