M41ST87W datasheet(31/54 Pages) STMICROELECTRONICS

31 / 54 page

M41ST87W

Clock operation

DocID9497 Rev 11

31/54

3.3

Calibrating the clock

The M41ST87Y/W is driven by a quartz controlled oscillator with a nominal frequency of

32,768 Hz. The devices are tested to not exceed ±35 ppm (parts per million) oscillator

frequency error at 25

°C, with ±20 ppm crystals, which translates to about ±1.53 minutes

per month. Even better accuracy can be achieved with higher accuracy crystals. When the

calibration circuit is properly employed, accuracy can be improved to better than ±2 ppm at

25 °C.

The oscillation rate of crystals changes with temperature (see Figure 22: "Crystal accuracy

across temperature"). Therefore, the M41ST87Y/W design employs periodic counter

correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit

at the divide by 256 stage, as shown in Figure 23: "Calibration waveform". The number of

times pulses which are blanked (subtracted, negative calibration) or split (added, positive

calibration) depends upon the value loaded into the five calibration bits found in the control

The calibration bits occupy the five lower order bits (D4-D0) in the control register (08h).

These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a

sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration

occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute,

have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary

'1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified;

if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator

cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or –2.034 ppm of

adjustment per calibration step in the calibration register. Assuming that the oscillator is

running at exactly 32,768 Hz, each of the 31 increments in the calibration byte would

represent +10.7 or –5.35 seconds per month which corresponds to a total range of +5.5 or

–2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M41ST87Y/W

may require.

The first involves setting the clock, letting it run for a month and comparing it to a known

accurate reference and recording deviation over a fixed period of time. Calibration values,

including the number of seconds lost or gained in a given period, can be found in

application note AN934, “TIMEKEEPER

® calibration.” This allows the designer to give the

end user the ability to calibrate the clock as the environment requires, even if the final

product is packaged in a non-user serviceable enclosure. The designer could provide a

simple utility that accesses the calibration byte.

The second approach is better suited to a manufacturing environment, and involves the

use of the SQW/FT pin. The pin will toggle at 512 Hz, when the stop bit (ST) is '0,' the

frequency test bit (FT) is '1,' and SQWE is '0.'

Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at

the test temperature. For example, a reading of 512.010124 Hz would indicate a +20 ppm

oscillator frequency error, requiring a –10 (XX001010) to be loaded into the calibration byte

for correction. Note that setting or changing the calibration byte does not affect the

frequency test output frequency.

If the SQWOD bit = '1,' the SQW/FT pin is an open drain output which requires a pull-up

resistor to VCC

for proper operation. A 500 to 10 kΩ resistor is recommended in order to

control the rise time. The FT bit is cleared on power-down.

M41ST87W 数据表(PDF) 31 Page - STMicroelectronics

M41ST87W 数据表(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载