数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M41ST87WMX6F 数据表(PDF) 12 Page - STMicroelectronics

部件名 M41ST87WMX6F
功能描述  5.0 and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M41ST87WMX6F 数据表(HTML) 12 Page - STMicroelectronics

Back Button M41ST87WMX6F Datasheet HTML 8Page - STMicroelectronics M41ST87WMX6F Datasheet HTML 9Page - STMicroelectronics M41ST87WMX6F Datasheet HTML 10Page - STMicroelectronics M41ST87WMX6F Datasheet HTML 11Page - STMicroelectronics M41ST87WMX6F Datasheet HTML 12Page - STMicroelectronics M41ST87WMX6F Datasheet HTML 13Page - STMicroelectronics M41ST87WMX6F Datasheet HTML 14Page - STMicroelectronics M41ST87WMX6F Datasheet HTML 15Page - STMicroelectronics M41ST87WMX6F Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 54 page
background image
Operating modes
M41ST87W
12/54
DocID9497 Rev 11
2
Operating modes
The M41ST87Y/W clock operates as a slave device on the serial bus. Access is obtained
by implementing a start condition followed by the correct slave address (D0h).
Table 2: I
2C slave address
7-bit I
2C slave address
0x68
8-bit I
2C slave address
Write: 0xD0
Read: 0xD1
The 160 bytes contained in the device can then be accessed sequentially in the following
order:
00h.
Tenths/hundredths of a second register
01h.
Seconds register
02h.
Minutes register
03h.
Century/hours register
04h.
Day register
05h.
Date register
06h.
Month register
07h.
Year register
08h.
Control register
09h.
Watchdog register
0Ah-0Eh. Alarm registers
0Fh.
Flag register
10h-12h.
Reserved
13h.
Square wave
14h.
Tamper register 1
15h.
Tamper register 2
16h-1Dh.
Serial number (8 bytes)
1Eh-1Fh.
Reserved (2 bytes)
20h-9Fh.
User RAM (128 bytes)
The M41ST87Y/W clock continually monitors VCC for an out-of-tolerance condition. Should
VCC fall below VPFD, the device terminates an access in progress and resets the device
address counter. Inputs to the device will not be recognized at this time to prevent
erroneous data from being written to the device from a an out-of-tolerance system. When
VCC falls below VSO, the device automatically switches over to the battery and powers down
into an ultra low current mode of operation to conserve battery life. As system power
returns and VCC rises above VSO, the battery is disconnected, and the device is switched to
external VCC.
Write protection continues until trec (min) elapses after VCC reaches VPFD (min).
For more information on battery storage life refer to application note AN1012.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com