数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L99DZ80EP 数据表(PDF) 47 Page - STMicroelectronics

部件名 L99DZ80EP
功能描述  Automotive door actuator driver
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L99DZ80EP 数据表(HTML) 47 Page - STMicroelectronics

Back Button L99DZ80EP Datasheet HTML 43Page - STMicroelectronics L99DZ80EP Datasheet HTML 44Page - STMicroelectronics L99DZ80EP Datasheet HTML 45Page - STMicroelectronics L99DZ80EP Datasheet HTML 46Page - STMicroelectronics L99DZ80EP Datasheet HTML 47Page - STMicroelectronics L99DZ80EP Datasheet HTML 48Page - STMicroelectronics L99DZ80EP Datasheet HTML 49Page - STMicroelectronics L99DZ80EP Datasheet HTML 50Page - STMicroelectronics L99DZ80EP Datasheet HTML 51Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 68 page
background image
DocID18260 Rev 6
47/68
L99DZ80EP
Functional description of the SPI
67
4.2
Command byte
OCx: operation code
Ax: address
Dx: data bit
Each communication frame starts with a command byte. It consists of an operating code
which specifies the type of operation (<Read>, <Write>, <Read and Clear>, <Read Device
Information>) and a 6 bit address. If less than 6 bits are required, the remaining bits are
unused but are reserved.
4.2.1
Operation code definition
The <Write Mode> and <Read Mode> operations allow access to the RAM of the device.
A <Read and Clear Mode> operation is used to read a status register and subsequently
clear its content.
The <Read Device Information> allows access to the ROM area which contains device
related information such as <ID-Header>, <Product Code>, <Silicon Version> and <SPI-
frame-ID>.
4.3
Device memory map
Table 28. Command byte
Command byte
Data byte 1
Data byte 2
Bit
23
22
21 20 19 18 17 16
15
14
13
12
11
10
9876543210
Name OC1 OC0 A5 A4 A3 A2 A1 A0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Table 29. Operation code definition
OC1
OC0
Meaning
0
0
<Write Mode>
0
1
<Read Mode>
1
0
<Read and Clear Mode>
1
1
<Read Device Information>
Table 30. RAM memory map
Address
Name
Access
Content
00h
Control Register 0
Read/write
Device enable, output bridge and H-bridge open-load
control
01h
Control Register 1
Read/write
High-side/ low-side and electrochrome control
02h
Control Register 2
Read/write
Bridge recovery mode, PWM and electrochrome setup



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com