2.5 GHz to 2.7 GHz

WiMAX Power Amplifier

ADL5571

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.461.3113

©2008 Analog Devices, Inc. All rights reserved.

FEATURES

Gain: 29 dB

Operation from 2.5 GHz to 2.7 GHz

EVM ≤ 3% with 16 QAM OFDMA

Input matched to 50 Ω

Power supply: 3.2 V to 5 V

Quiescent current: 135 mA

Power-added efficiency (PAE)

Multiple operating modes to reduce battery drain

Standby mode: 9 mA

Sleep mode: <1 μA

APPLICATIONS

WiMAX mobile terminals and CPEs

GENERAL DESCRIPTION

The ADL5571 is a high linearity 2.5 GHz to 2.7 GHz power

amplifier designed for WiMAX mobile terminals and CPEs

using TDD operation at a duty cycle of 50% or lower. With a

gain of 29 dB and an output compression point of 31 dBm, it

can operate at an output power level up to 27 dBm while

maintaining an EVM of ≤3% with a supply voltage of 5 V. PAE

The ADL5571 RF input is matched to provide an input return

loss of better than 10 dB. The open-collector output is externally

matched with a microstrip line and an external shunt capacitor.

The ADL5571 operates over a supply voltage range from 3.2 V

to 5 V with a current of 450 mA burst rms when delivering

25 dBm (3.3 V supply). A standby mode is available that reduces

the quiescent current to 9 mA, which is useful when a TDD

terminal is receiving data.

The ADL5571 is fabricated in a GaAs HBT process and is packaged

in a 4 mm × 4 mm, 16-lead, Pb-free, RoHS-compliant LFCSP

that uses an exposed paddle for excellent thermal impedance. It

operates from −40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM

RFOUT

VCC1

CFLT

STBY

VREG

VCC2

OM

RFIN

FIRST

STAGE

SECOND

STAGE

THIRD

STAGE

IM1

IM2

IM3

BIAS_2

BIAS_1

BIAS_3

ADL5571

Figure 1.