数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STM32L4P5CEU6P 数据表(PDF) 274 Page - STMicroelectronics

部件名 STM32L4P5CEU6P
功能描述  Ultra-low-power Arm® Cortex®-M4 32-bit MCUFPU, 150 DMIPS, up to 1-MB Flash memory, 320-KB SRAM, LCD-TFT, ext. SMPS
PDF  311 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L4P5CEU6P 数据表(HTML) 274 Page - STMicroelectronics

Back Button STM32L4P5CEU6P Datasheet HTML 270Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 271Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 272Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 273Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 274Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 275Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 276Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 277Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 278Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 274 / 311 page
background image
Electrical characteristics
STM32L4P5xx
274/311
DS12903 Rev 2
6.3.32
LCD-TFT controller (LTDC) characteristics
Unless otherwise specified, the parameters given in Table 121 for LCD-TFT are derived
from tests performed under the ambient temperature, fHCLK frequency and VDD supply
voltage summarized in Table 21, with the following configuration:
•
LCD_CLK polarity: high
•
LCD_DE polarity: low
•
LCD_VSYNC and LCD_HSYNC polarity: high
•
Pixel formats: 24 bits
•
Output speed is set to OSPEEDRy[1:0] = 11
•
Capacitive load C = 30 pF
•
Measurement points are done at CMOS levels: 0.5 x VDD
Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate
function characteristics.
Table 121. LTDC characteristics(1)
1. Guaranteed by characterization results.
Symbol
Parameter
Conditions
Min
Max
Unit
fCLK
DCLK
LTDC clock output
frequency
2.7 V < VDD < 3.6 V
-
83
MHz
1.71 V < VDD < 3.6 V
-
50
LTDC clock output duty
cycle
-45
55
%
tw(CLKH)
tw(CLKL)
Clock high time
Clock low time
-
tw(CLK)/2-0.5 tw(CLK)/2+0.5
ns
tv(DATA)
Data output valid time
-
-
5.5
th(DATA)
Data output hold time
-
1
-
tv(HSYNC)
tv(VSYNC)
tv(DE)
HSYNC/VSYNC/DE
output valid time
--
3
th(HSYNC)
th(VSYNC)
th(DE)
HSYNC/VSYNC/DE
output hold time
-1
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com