数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L462CEU6 数据表(PDF) 109 Page - STMicroelectronics

部件名 STM32L462CEU6
功能描述  Ultra-low-power ARM® Cortex®-M4 32-bit MCUFPU, 100DMIPS, 512KB Flash, 160KB SRAM, analog, audio, AES
PDF  198 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L462CEU6 数据表(HTML) 109 Page - STMicroelectronics

Back Button STM32L462CEU6 Datasheet HTML 105Page - STMicroelectronics STM32L462CEU6 Datasheet HTML 106Page - STMicroelectronics STM32L462CEU6 Datasheet HTML 107Page - STMicroelectronics STM32L462CEU6 Datasheet HTML 108Page - STMicroelectronics STM32L462CEU6 Datasheet HTML 109Page - STMicroelectronics STM32L462CEU6 Datasheet HTML 110Page - STMicroelectronics STM32L462CEU6 Datasheet HTML 111Page - STMicroelectronics STM32L462CEU6 Datasheet HTML 112Page - STMicroelectronics STM32L462CEU6 Datasheet HTML 113Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 198 page
background image
DocID029969 Rev 1
109/198
STM32L462CE STM32L462RE STM32L462VE
Electrical characteristics
174
6.3.6
Wakeup time from low-power modes and voltage scaling
transition times
The wakeup times given in Table 39 are the latency between the event and the execution of
the first user instruction.
The device goes in low-power mode after the WFE (Wait For Event) instruction.
APB1
All APB1 on
51.5
35.5
48.6
µA/MHz
APB2
AHB to APB2(4)
1.0
0.9
0.9
FW
0.2
0.2
0.2
SAI1 independent clock domain
2.3
1.8
1.9
SAI1 clock domain
2.1
1.8
2.0
SDMMC1 independent clock
domain
4.7
3.9
3.9
SDMMC1 clock domain
2.5
1.9
1.9
SPI1
1.8
1.6
1.7
SYSCFG/VREFBUF/COMP
0.6
0.5
0.6
TIM1
8.1
6.5
7.6
TIM15
3.7
3.0
3.4
TIM16
2.7
2.1
2.6
USART1 independent clock
domain
4.8
4.2
4.6
USART1 clock domain
1.5
1.3
1.7
All APB2 on
24.2
19.9
22.6
ALL
100.9
77.1
94.8
1. The BusMatrix is automatically active when at least one master is ON (CPU, DMA).
2. The GPIOx (x= A…H) dynamic current consumption is approximately divided by a factor two versus this table values when
the GPIO port is locked thanks to LCKK and LCKy bits in the GPIOx_LCKR register. In order to save the full GPIOx current
consumption, the GPIOx clock should be disabled in the RCC when all port I/Os are used in alternate function or analog
mode (clock is only required to read or write into GPIO registers, and is not used in AF or analog modes).
3. The AHB to APB1 Bridge is automatically active when at least one peripheral is ON on the APB1.
4. The AHB to APB2 Bridge is automatically active when at least one peripheral is ON on the APB2.
Table 38. Peripheral current consumption (continued)
Peripheral
Range 1
Range 2
Low-power run
and sleep
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com