M14256, M14128

6/12

Figure 6. Write Mode Sequences with WC=0

BYTE WRITE

DEV SEL

BYTE ADDR

BYTE ADDR

DATA IN

WC

PAGE WRITE

DEV SEL

BYTE ADDR

BYTE ADDR

DATA IN 1

WC

DATA IN 2

AI01106B

PAGE WRITE

(cont'd)

WC (cont'd)

DATA IN N

ACK

R/W

ACK

ACK

ACK

ACK

ACK

ACK

ACK

R/W

ACK

ACK

Table 6. Operating Modes

Note: 1. X =

Mode

RW bit

Bytes

Initial Sequence

Current Address Read

‘1’

X

1

START, Device Select, RW = ‘1’

Random Address Read

‘0’

X

START, Device Select, RW = ‘0’, Address

‘1’

X

1

reSTART, Device Select, RW = ‘1’

Sequential Read

‘1’

X

≥ 1

Similar to Current or Random Mode

Byte Write

‘0’

1

START, Device Select, RW = ‘0’

Page Write

‘0’

≤ 64

START, Device Select, RW = ‘0’

byte or page write mode, the generation by the

master of the STOP condition starts the internal

memory program cycle. This STOP condition trig-

gers an internal memory program cycle only if the

STOP condition is internally decoded immediately

after the ACK bit; any STOP condition decoded

ternal programming cycle. All inputs are disabled

until the completion of this cycle and the Memory

will not respond to any request.