数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SMC032AF 数据表(PDF) 32 Page - Numonyx B.V

部件名 SMC032AF
功能描述  32 Mbyte, 64 Mbyte, 128 Mbyte, 256 Mbyte and 512 Mbyte 3.3 V / 5 V supply CompactFlash??card
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NUMONYX [Numonyx B.V]
网页  http://www.numonyx.com
标志 NUMONYX - Numonyx B.V

SMC032AF 数据表(HTML) 32 Page - Numonyx B.V

Back Button SMC032AF Datasheet HTML 28Page - Numonyx B.V SMC032AF Datasheet HTML 29Page - Numonyx B.V SMC032AF Datasheet HTML 30Page - Numonyx B.V SMC032AF Datasheet HTML 31Page - Numonyx B.V SMC032AF Datasheet HTML 32Page - Numonyx B.V SMC032AF Datasheet HTML 33Page - Numonyx B.V SMC032AF Datasheet HTML 34Page - Numonyx B.V SMC032AF Datasheet HTML 35Page - Numonyx B.V SMC032AF Datasheet HTML 36Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 82 page
background image
Card configuration
SMCxxxAF
32/82
6.2
Card Configuration and Status register (base + 02h in
attribute memory)
The Card Configuration and Status register contains information about the card’s status
(see Table 27).
6.2.1
Changed
Indicates that one or both of the pin replacement register (CRDY, or CWProt) bits are set to
‘1’. When the Changed bit is set, STSCHG (pin 46) is held Low and if the SigChg bit is ‘1’
the card is configured for the I/O interface.
6.2.2
SigChg
This bit is set and reset by the host to enable and disable a state-change signal from the
Status register (issued on Status Changed pin 46). If no state change signal is desired, this
bit should be set ‘0’ and pin 46 (STSCHG) will be held High while the card is configured for
I/O.
6.2.3
IOis8
The host sets this bit to ‘1’ if the card is to be configured in 8 bit I/O mode. The card is
always configured for both 8 and 16 bit I/O, so this bit is ignored.
6.2.4
PwrDwn
This bit indicates whether the card is in the power saving mode or active mode. When the
PwrDwn bit is set to ‘1’, the card enters power-down mode. When set to ‘0’, the card enters
active mode. The READY value on Pin Replacement register becomes BUSY when this bit
is changed. READY will not become Ready until the power state requested has been
entered. The card automatically powers down when it is idle and powers back up when it
receives a command.
6.2.5
Int
This bit represents the internal state of the interrupt request. It is available whether or not
the I/O interface has been configured. It remains valid until the condition which caused the
interrupt request has been serviced. If interrupts are disabled by the IEN bit in the Device
Control register, this bit is ‘0’.
Table 27.
Card Configuration and Status register (default value: 00h)
Operation
D7
D6
D5
D4
D3
D2
D1
D0
Read
Changed
SigChg
IOIS8
0
0
PwrDwn
Int
0
Write
0
SigChg
IOIS8
0
0
PwrDwn
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com