TMS320DM640 datasheet(88/179 Pages) TI

88 / 179 page

Power Supplies

June 2003 − Revised October 2005

SPRS222E

4.3.4

Peripheral Power-Down Operation

The DM641/DM640 device can be powered down in three ways:

•

Power-down due to pin configuration

•

Power-down due to software configuration − relates to the default state of the peripheral configuration bits

in the PERCFG register.

•

Power-down during run-time via software configuration

On the DM641/DM640 device, the EMAC and MDIO peripherals are controlled (selected) at the pin level

during chip reset (e.g., using the MAC_EN pin).

The McASP0, McBSP0, McBSP1, VP0, VP1 [DM641 only], and I2C0 peripheral functions are selected via the

peripheral configuration (PERCFG) register bits.

For more detailed information on the peripheral configuration pins and the PERCFG register bits, see the

Device Configurations section of this document.

4.3.5

Power-Down Modes Logic

Figure 4−8 shows the power-down mode logic on the DM641/DM640.

PWRD

Internal Clock Tree

CPU

IFR

IER

CSR

PD1

PD2

Power-

Down

Logic

Clock

PLL

CLKIN

RESET

CLKOUT6

PD3

Internal

Peripherals

CLKOUT4

Clock

and Dividers

Distribution

† External input clocks, with the exception of CLKIN, are not gated by the power-down mode logic.

TMS320DM641/DM640

Figure 4−8. Power-Down Mode Logic†

TMS320DM640 数据表(PDF) 88 Page - Texas Instruments

TMS320DM640 数据表(HTML) 88 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载