数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SAP51D-A-G1-R 数据表(PDF) 11 Page - Renesas Technology Corp

部件名 SAP51D-A-G1-R
功能描述  AS-Interface Spec. V3.0 Compliant Universal AS-i IC
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SAP51D-A-G1-R 数据表(HTML) 11 Page - Renesas Technology Corp

Back Button SAP51D-A-G1-R Datasheet HTML 7Page - Renesas Technology Corp SAP51D-A-G1-R Datasheet HTML 8Page - Renesas Technology Corp SAP51D-A-G1-R Datasheet HTML 9Page - Renesas Technology Corp SAP51D-A-G1-R Datasheet HTML 10Page - Renesas Technology Corp SAP51D-A-G1-R Datasheet HTML 11Page - Renesas Technology Corp SAP51D-A-G1-R Datasheet HTML 12Page - Renesas Technology Corp SAP51D-A-G1-R Datasheet HTML 13Page - Renesas Technology Corp SAP51D-A-G1-R Datasheet HTML 14Page - Renesas Technology Corp SAP51D-A-G1-R Datasheet HTML 15Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 67 page
background image
SAP51 / SAP5S Datasheet
© 2016 Integrated Device Technology, Inc.
11
January 28, 2016
3
Basic Functional Description
Note: Unless otherwise noted, the product name SAP5 refers to both the SAP51 and the SAP5S.
The SAP5 is a low-level field bus IC designed for AS-i (Actuator Sensor Interface), which provides a secure
interconnection for sensors, actuators, and switches via a two-wire unshielded cable.
The SAP5 is used as part of a master or slave node and functions as an interface to the physical bus. It provides
the power supply, physical data transfer, and communication protocol handling. The SAP5 can be programmed by
the user to operate in Standard Slave Mode, Safety Mode (SAP5S only), or Master Mode. The special AS-i Safety
Mode (SAP5S only) assures short response times regarding security-related events.
Configuration data are stored in a programmable internal EEPROM.
The SAP5 is optimized for harsh environments by its special burst protection circuitry and excellent electro-
magnetic compatibility.
3.1.
Functional Block Diagram
Figure 3.1
Functional Block Diagram
neg
Main
State
Machine
Power
Supply
pos
MAN
UART
LTGP
LTGN
CDC
U5R
P[3:0]
D[3:0]
Output
LED1, LED2
I / O
DSTBn
Output
PSTBn
Input
PFAULT
DSTB
LED
PSTB
PFAULT
EEPROM
OSC1
OSC2
clk
Oscillator
PLL
Offset
I / O
Offset
I / O
Param
Data
UOUT
Thermal
Protection
APF
Power
Fail Detector
Receiver
Transmitter
Electronic
Inductor



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com