LRI64 datasheet(7/52 Pages) STMICROELECTRONICS

7 / 52 page

LRI64

Description

7/52

Description

The LRI64 is a contactless memory, powered by an externally transmitted radio wave. It

contains a 120-bit non-volatile memory. The memory is organized as 15 blocks of 8 bits, of

which 7 blocks are accessible as write-once read-many (WORM) memory.

Figure 1.

Logic diagram

The LRI64 is accessed using a 13.56 MHz carrier wave. Incoming data are demodulated

from the received amplitude shift keying (ASK) signal, 10% modulated. The data are

transferred from the reader to the LRI64 at 26 Kbit/s, using the “1-out-of-4” pulse encoding

mode.

Outgoing data are sent by the LRI64, generated by load variation on the carrier wave, using

Manchester coding with a single subcarrier frequency of 423 kHz. The data are transferred

from the LRI64 to the reader at 26 Kbit/s, in the high data rate mode.

The LRI64 supports the high data rate communication protocols of ISO 15693 and ISO

18000-3 Mode 1 recommendations. All other data rates and modulations are not supported

by the LRI64.

Table 1.

Signal names

Figure 2.

MLP connections

n/c means not connected internally.

Signal name

Description

AC1

Antenna coil

AC0

Antenna coil

AI08590

AC1

LRI64

AC0

Power

Supply

Regulator

Manchester

Load

Modulator

ASK

Demodulator

120-bit

WORM

Memory

AI11612

AC0

AC1

n/c

LRI64 数据表(PDF) 7 Page - STMicroelectronics

LRI64 数据表(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载

链接网址

LRI64 数据表(PDF) 7 Page - STMicroelectronics

LRI64 数据表(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表 下载

链接网址

数据表下载