LRI64 datasheet(30/52 Pages) STMICROELECTRONICS

30 / 52 page

Timing definitions

LRI64

30/52

Timing definitions

Figure 21 shows three specific delay times: t1, t2 and t3. All of them have a minimum value,

specified in Table 14. The t1 parameter also has a maximum and a typical value specified in

Table 14, as summarized in Table 8.

17.1

LRI64 response delay, t1

Upon detection of the rising edge of the EOF received from the VCD, the LRI64 waits for a

time equal to

t1(typ) = 4352 / fC

before starting to transmit its response to a VCD request, or switching to the next slot when

in an inventory process.

17.2

VCD new request delay, t2

t2 is the time after which the VCD may send an EOF to switch to the next slot when one or

more LRI64 responses have been received during an inventory command. It starts from the

reception of the EOF received from the LRI64 devices.

The EOF sent by the VCD is 10% modulated, independent of the modulation index used for

transmitting the VCD request to the LRI64.

t2 is also the time after which the VCD may send a new request to the LRI64 as described in

Figure 18.

t2(min) = 4192 / fC

Table 8.

Timing values(1)

The tolerance of specific timings is ± 32/fC.

Min.

Typ.

Max.

t1(min)

t1(typ) = 4352 / fC

t1(max)

t2(min) = 4192 / fC

——

t1(max) + tSOF

(see notes(2),(3))

tSOF is the duration for the LRI64 to transmit an SOF to the VCD.

t1(max) does not apply for write alike requests. Timing conditions for write alike requests are defined in the

command description.

——

LRI64 数据表(PDF) 30 Page - STMicroelectronics

LRI64 数据表(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载