| 数据搜索系统,热门电子元器件搜索 |
|
TS4984FC 数据表(PDF) 5 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TS4984FC 数据表(HTML) 5 Page - STMicroelectronics |
|
5 / 30 page ![]() TS4984FC Electrical Characteristics 5/30 Table 5. VCC = +3.3V, GND = 0V, Tamb = 25°C (unless otherwise specified) Symbol Parameter Min. Typ. Max. Unit ICC Supply Current No input signal, no load 6.6 12 mA ISTBY Standby Current (1) No input signal, VSTBY =GND, RL =8Ω 10 1000 nA VOO Output Offset Voltage No input signal, RL =8Ω 110 mV Pout Output Power THD = 1% Max, F = 1kHz, RL =8Ω 375 500 mW THD + N Total Harmonic Distortion + Noise Pout =400mWrms, AV = 2 20Hz ≤ F ≤ 20kHz, RL = 8Ω 0.1 % PSRR Power Supply Rejection Ratio(2) RL = 8Ω, AV = 2, Vripple = 200mVpp, Input Grounded, F = 217Hz 55 61 dB RL = 8Ω, AV = 2, Vripple = 200mVpp, Input Grounded, F = 1kHz 55 63 Crosstalk Channel Separation, RL = 8Ω, F = 1kHz 107 dB RL = 8Ω, F = 20Hz to 20kHz 82 twu Wake-Up Time Cb = 1µF 110 140 ms tstby Standby Time Cb = 1µF 10 µs VSTBYH Standby Voltage Level High 1.2 V VSTBYL Standby Voltage Level Low 0.4 V ΦM Phase Margin at Unity Gain RL = 8Ω, CL = 500pF 65 Degrees GM Gain Margin RL =8Ω, CL = 500pF 15 dB GBP Gain Bandwidth Product RL = 8Ω 1.5 MHz 1. Standby mode is activated when VSTBY is tied to Gnd. 2. All PSRR data limits are guaranteed by production sampling tests. Dynamic measurements - 20*log(rms(Vout)/rms(Vripple)). Vripple is the sinusoidal signal superimposed upon VCC. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |