AS1130 datasheet(48/67 Pages) AMSOSRAM

48 / 67 page

ams Datasheet

Page 47

[v2-01] 2016-Oct-12

Document Feedback

AS1130 − Register Description

Note(s):

1. CLK synchronization is done via the SYNC pin. Only one option can be activated (Input or Output).

Interrupt Status Register (0x0E)

This is a read only register. Within this register the cause of an

interrupt can be read out. After power up or a reset the default

setting of this register is 0x20. A read out command will set this

Figure 51:

Interrupt Status Register Format

0sync_in

R/W

The internal oscillator is disabled. Pin D4 is used as clk

input for system-clk.(1)

0: disabled

1: enabled

0x0E Interrupt Status Register

Bit

Bit Name

Default

Access

Bit Description

7frame_int

0: No interrupt

1: Defined Frame is displayed (see Interrupt Frame

Definition Register (0x08))

6i2c_int

0: No interrupt

1: I²C watchdog reports a deadlock on the interface

por_int

0: No interrupt

1: POR was triggered

4overtemp_int

0: No interrupt

1: Overtemperature limit is reached

low_vdd_int

0: No interrupt

1: VDD is too low to drive requested current through the

LEDs

2open_int

0: No interrupt

1: Error on open test

short_int

0: No interrupt

1: Error on short test

movie_int

0: No interrupt

1: Play movie is finished

0x0B CLK Synchronization Register

Bit

Bit Name

Default

Access

Bit Description

AS1130 数据表(PDF) 48 Page - ams-OSRAM AG

AS1130 数据表(HTML) 48 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载

链接网址

AS1130 数据表(PDF) 48 Page - ams-OSRAM AG

AS1130 数据表(HTML) 48 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表 下载

链接网址

数据表下载