AS3715 datasheet(148/159 Pages) AMSOSRAM

148 / 159 page

ams Datasheet

Page 147

[v1-03] 2015-Aug-10

Document Feedback

AS3715 − Application Information

PCB Routing Recommendations

Internal DCDC

Attention should be paid to the routing of the VSUP, LX and GND

traces of the DCDC converter.

• Keep the VSUP traces to the input capacitor as short as

possible. Do not use vias for this connection.

• Make a common ground area for the input cap, output cap

and PVSS terminal of the DCDC. Connect this ground area

with vias to the system ground plane.

• Use short wide traces for LX node. If you need to set vias,

use it on the LX trace and not on the capacitor

connections.

Power Stage Connections

To avoid cross talk to other lines a minimum spacing of

minimum 3W should be kept. For a proper DCDC operation it’s

recommended to avoid routing other clock traces being routed

in parallel (also on other layers) to the control lines.

Figure 185:

PCB Control Line Routing

PCB Control Line Routing: Shows an example PCB routing for the control lines of the multiphase controllers.

CTRL1&2, are not interfering with each other as they are

running at 180° phase shift. They can be routed with a minimum

spacing. The TEMP lines should be used as “guard traces” to

other control line pairs (e.g. CTRL3&4 or CTRL 5&6 or CTRL 7&8)

as well as to other sensitive or clock traces on the PCB. A

minimum spacing of >1.5W should be used as spacing between

TEMP and CTRL traces.

CTRL1

GND

εr

≥ 3W

> 1W

CTRL2

> 1.5W

TEMP1

> 1.5W

CTRL3

> 1W

CTRL4

AS3715 数据表(PDF) 148 Page - ams-OSRAM AG

AS3715 数据表(HTML) 148 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载