CHR71000 datasheet(28/54 Pages) AMSOSRAM

28 / 54 page

CHR71000

Functional description

Datasheet • PUBLIC • Document Feedback

DS000427 • v2-01 • 2026-Mar-18

28 / 54

Figure 16: Timing with external signals

The exact timing of these three signals and their relation to the timing of the other digital inputs

is specified in more detail in section 7.3.2.2.

Because of the 4T shared pixel architecture, a number of extra rules apply to the timing of

CLK_Y, SYNC_Y_READ and SYNC_Y_INTE:

•

The integration on a line can only start 2 line times after that line has been read out. This

means that if the address settings are unchanged between two frames, there must be two

line times with function “Reset” after the line “First line” before a line with function

“Integration” can start.

•

The y-start address can only change to a new value 2 line times after the line addressed

by that new value has been read out.

INTE 1

INTE 2

ROT 1

ROT 2

ROT 3

ROT 4

Frame 1 Integration

Frame 1 Readout

ROT 1

ROT 2

ROT 3

ROT 4

Frame 2 Readout

Frame 2 Integration

IMC_CLK_Y

IMC_SYNC_Y_READ

IMC_SYNC_Y_INTE

CHR71000 数据表(PDF) 28 Page - ams-OSRAM AG

CHR71000 数据表(HTML) 28 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载